Enery Efficient Dynamic Memory Bank and NV Swap Device Management

Size: px
Start display at page:

Download "Enery Efficient Dynamic Memory Bank and NV Swap Device Management"

Transcription

1 Enery Efficient Dynamic Memory Bank and NV Swap Device Management Kwangyoon Lee and Bumyong Choi Department of Computer Science and Engineering University of California, San Diego Abstract As demand for mobile devices increases, prolonging battery life has been a focus of mobile device manufacturers. While manufactures support a partial self-refresh capability for MSDRAMs (Mobile SDRAM), most operating systems do not include this feature due to the complexity of the memory management. Utilizing this capability correctly could potentially reduce the amount of power consumed by MSDRAMs while a system is in a suspended mode. The goal of this project focuses on implementing the partial self-refresh capability on ARM Linux and saving the maximum amount of power while the system is in the suspended mode. 1 Introduction As demand for mobile devices increases, prolonging battery life has been a focus of mobile device manufacturers. There has been numerous efforts to reduce power consumption: turning off display and suspending processors are dominant examples. Additionally, manufacturers use a MSDRAM (Mobile SDRAM) because the MSDRAM operates on a low supply voltage, and provides a PSR (Partial Self-Refresh) feature. While a characteristic of a SDRAM require self-refresh, the MSDRAM allows users to enable/disable self-refresh on predetermined sets of banks[2]. Mobile devices such as PDAs support a suspended mode that turns off most of the components except the MSDRAM and a component that wakes the system up. If the system is the suspended mode for a long time, the amount of energy consumed to maintain the MSDRAM s self-refresh is significantly large. Even though MSDRAMs support the PSR capability, most OS (Operating Systems) do not utilize this because it is difficult to manage it correctly and efficiently. The goal of this project focuses on implementing the partial self-refresh capability on ARM Linux and saving the maximum amount of power while the system is in the suspended mode by successfully turning off the maximum number of memory banks without losing any information stored in memory. Section 2 introduces the background behind the motivation, Section 3 covers our methodology, Section 4 discusses the experiment, Section 5 analyzes the potential power saving and Section 6 concludes. 2 Background To prolong battery life in mobile systems, we should have special hardware and software which are ready to control power usage dynamically. In software, OS define several operating modes and change to the proper operating mode to save power consumption when there is no need to turn on the whole system components. For example, ARM Linux 2.6.x for Intel PXA27x development platforms [4] currently has more complex power management capability; however, the basic operating modes are defined as running, idle and suspend. Moreover, OS kernels and device drivers should be capable of managing and adjusting these dynamic operating modes to adapt to changing power demand..

2 Table 1: Operating States Operating States Active Idle Suspend Off Description All the system components are actively running but they consume maximal power No process is running and many system components go idle Most of system components are turned off but the DRAM should retain its contents with self-refresh Every system component is shut down Figure 1: General Linux Memory Structure [8] In parallel, hardware also has capability to control power consumption based on an operating mode. Mobile CPUs have several power management features such as dynamic power/frequency management and different levels of operating modes. The entire hardware platform including peripheral devices are also designed to operate in different levels of operating modes. 2.1 Linux memory management Linux has a very complicated but efficient memory management systems [1][6]. The whole memory space is managed by three different memory zones ZONE DMA, ZONE NORMAL and ZONE HIGHMEM. In ARM Linux 2.6.9, only ZONE DMA is activated for efficiency. The heart of the Linux memory management is the well-known Buddy System [5][7]. The smallest unit in the Buddy System is a 4KB page and different orders of page pools are maintained to minimize internal and external fragmentation. All the pages in Linux are mapped to a page descriptor array by which the kernel manages free and used pages. Figure 1 and Figure 2 show the basic model of the Linux memory management architecture. Most importantly, free pages and used pages can be traversed by simple entry points in each zone structure. Figure 2: ARM Linux Memory Structure 2

3 Table 2: Possible combinations of enabled banks under PSR mode Enabled banks Description Full All the 8 memory banks are enabled Half First 4 banks are enabled and others are disabled Quarter First 2 banks are enabled and others are disabled Eighth Only the first bank is enabled and others are diabled Figure 3: compaction 2.2 Infineon HYB25L512160AC Mobile SDRAM The Intel PXA27x processor development platform has two discrete Infineon 512Mb MSDRAMs. Thus, the tolal memory size is 128MB. The HYB25L512160AC MSDRAM has a special power-related feature, PSR (Partial Self- Refresh). This MSDRAM has eight banks and can enable/disable predetermined sets of memory banks. However, the combinations of enabled sets of banks are limited as depicted in Table Swapping to NV storage In order to maximize the number of banks to disable, we need to minimize load on memory as much as possible. The obvious way is to keep the memory content low by terminating unnecessary applications; however, such task is cumbersome and it is usually not clear to define unnecessary applications. The solution is to swap the memory content with the NV memory [9] and restore them when the system resumes from the suspended mode. In that case, the MSDRAM would only refresh on the minimum possible set of banks that preserve the critical information needed to keep the kernel operational. However, in this experiment, we were not able to implement this feature because of the limited capacity of the NV storage in the platform. 3 Methodology To efficiently utilize the PSR feature, two different approaches can be applied. A memory manager can be modified to arrange pages such that used pages are placed in lower banks of the memory by compacting the memory content as much as possible. In Linux OS, the memory management code is heavily dependent on the Buddy system, and it is not feasible to modify the Buddy system as described above because the Buddy system does not care about compaction of memory pages. The other method is relatively straightforward. The Linux memory management code is not modified and a new algorithm Memory Compaction code is added. Memory compaction is performed in the following phases: 1. Scan the whole memory pages and build free[max PAGES] and used[max PAGES] arrays of which each entry indicates whether the page is in use. 2. Calculate the size of used pages and determine which PSR mode is to be used based on the size. 3. Move the used pages in OFF-banks to the free pages in ON-banks. 3

4 Figure 4: compaction Now, all the used pages are gathered in lower banks as depicted in Figure4. Then System goes into the suspended mode by issuing a suspend command and the PSR mode is automatically enabled based on the information from Phase 2. While the banks that are refreshed would retain the contents, the other banks would lose all the contents, which are not valid any more. As the systems are back to the normal mode by pressing any predefined buttons, the CPU resets and the memory pages should be restored by referring to the mapping information in Phase 1. The Intel PXA27x processor DVK has two discrete 64MB of MSDRAM chips. A PSR mode setting is applied for both MSDRAM modules simultaneous as Figure 4 illustrates. Thus, compaction/de-compaction algorithm takes care of the two non-continuous ON-banks regions in each module under the PSR mode. There is an overhead to copy pages back and forth when compacting and de-compating. Nonetheless, only pages in the OFF-banks are copied, and if the usage of all the banks are balanced, the average number of pages that will be copied do not exceed the half of the entire used pages. 4 Experiment The experiment is conducted on the Intel PXA27x Processor DVK(Developer s Kit) with the modified ARM Linux The DVK includes two modules of Infineon HYB25L512160AC-7.5 and each module has capacity of 512Mb. The Modified Linux includes our compaction/de-compaction algorithm and new power management code that selects an appropriate PSR mode. The experiment consists of (1)allocating memory, (2)suspend with the PSR, and (3)verifying the memory content. We wrote an application that allocates a desired amount of memory. For example, if we want to test the half PSR mode, 50-75% of memory should be allocated. In terms of suspending the system, we provide a forced mode and an autodetect mode. The forced mode forces the MSDRAM to disable certain banks and the auto-detect mode selects the PSR mode that does not turn off banks that have data. By experimenting with the forced mode, we were able to demonstrate that applications would be corrupted if banks that are in use are forced to be turned off. When operating in the auto-detect mode, applications resume from the suspended mode without crashing; however, the forced mode causes applications or the kernel to crash if the amount of memory used is greater than the banks that are kept alive. More importantly, the compaction/de-compaction algorithm exhibited low overhead that is not noticeable to users. And, hence, our approach is practical. 5 Analysis The suspended mode with the capability to select an optimal PSR mode is essential for devices that require a longer data retention period without recharging. The PDA is a prominent candidate for this benefit because most users experience that they use their devices for less than two hours a day. The increased amount of time in the suspended mode means that the PDA would require to be charged less frequently, because less power is consumed during the suspended mode. The following analysis discusses how power consumption is affected by different operating modes and total energy consumption in a system is defined as the following:. 4

5 Table 3: Power consumption by memory[3] Temp(C) Full bank(uw) Half bank(uw) Quarter bank(uw) Eighth bank(uw) E total = P active T active + P suspend T suspend (1) P active is normally over a hundred times greater than P suspend. Thus, unless T active is much less than T suspend by a factor of 100, the total energy consumption is dependent on the active mode. However, if we focus on the maximum operational time without losing data, the suspended mode is the only factor to affect the length of device operation time. Table 3 shows sample parameters that reflect values from real a PDA. The total data retention time in suspended mode is directly proportional to P suspend. From Table 3, we can conclude that if the PSR mode is used, the total retention time will be at least 20% longer. Moreover, to obtain the best results, the minimum number of banks should be refreshed. In the real Linux environment, if a device is used over a long period of time, the most of pages are consumed for code pages, disk buffer caches, and other various small memory allocations by the OS. Therefore, there is no chance to apply the PSR mode although there is enough available memory pages because these pages are not freed yet. The cached pages should be released and swappable pages should be swapped out. As a result, we can preserve the minimum number of banks alive to minimize power consumption. 6 Conclusion The PSR mode in the MSDRAM is an elegant feature. However, no widely-used OS including the latest release of Linux supports this feature because of the complexity of the memory management code change. We proposed very efficient page compaction/de-compaction algorithm and this can be ported to every OS because it is simple and platform independent. However, before compacting memory pages, we should maximize the compaction by exploring unused pages if possible. First, discardable pages should be thrown away to obtain more free pages. Second, swappable pages should be swapped to a NV (Non-Volatile) swap device. These extra works will make more free banks in the MSDRAM and we can utilize the PSR feature more aggressively. Unfortunately, the Intel PXA27x Processor DVK does not have enough capacity of the NV memory (NOR flash memory on this platform) for the swap partition. For other devices with the larger NV memory capacity, it is a promising solution to maximize the power saving. References [1] Daniel P. Bovet and Marco Cesati. Understanding the Linux Kernel. OReilly Media, Inc, Sebastopol, CA, third edition edition. [2] Infineon Technologies. Application Note - Power Saving Modes for Mobile-RAMs, [3] Infineon Technologies. HYB25L512160AC-7.5 Data Sheet, Rev 1.2, [4] Intel Corporation. Intel PXA27x Processor Family Developer s Manual, [5] Robert Love. Linux Kernel Development. Sams Publishing, [6] Prentice Hall Mel Gorman. Understanding the Linux Virtual Memory Manager [7] James L. Peterson and Theodore A. Norman. Buddy systems. Commun. ACM, 20(6): , [8] Hao ran Liu. Physical memory management in linux. [9] Seon yeong Park, Dawoon Jung, Jeong uk Kang, Jin soo Kim, and Joonwon Lee. Cflru: a replacement algorithm for flash memory. In CASES 06: Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, pages , New York, NY, USA, ACM Press. 5

Linux VM Infrastructure for memory power management

Linux VM Infrastructure for memory power management Linux VM Infrastructure for memory power management Ankita Garg Vaidyanathan Srinivasan IBM Linux Technology Center Agenda - Saving Power Motivation - Why Save Power Benefits How can it be achieved Role

More information

The Implementation of a Hybrid-Execute-In-Place Architecture to Reduce the Embedded System Memory Footprint and Minimize Boot Time

The Implementation of a Hybrid-Execute-In-Place Architecture to Reduce the Embedded System Memory Footprint and Minimize Boot Time The Implementation of a Hybrid-Execute-In-Place Architecture to Reduce the Embedded System Memory Footprint and Minimize Boot Time Tony Benavides, Justin Treon, Jared Hulbert, and Willie Chang 1 Flash

More information

IT 342 Operating Systems Fundamentals Fall 2014 Syllabus

IT 342 Operating Systems Fundamentals Fall 2014 Syllabus Tuesday 7:20 to 10:00 Bull Run Hall Room 258 James F. Holdener, P.E. Phone: 703 983-2343 (I check this number daily during the week) Email: jholdene@gmu.edu Email is the best method to get hold of me.

More information

Audit & Tune Deliverables

Audit & Tune Deliverables Audit & Tune Deliverables The Initial Audit is a way for CMD to become familiar with a Client's environment. It provides a thorough overview of the environment and documents best practices for the PostgreSQL

More information

OPERATING SYSTEM - MEMORY MANAGEMENT

OPERATING SYSTEM - MEMORY MANAGEMENT OPERATING SYSTEM - MEMORY MANAGEMENT http://www.tutorialspoint.com/operating_system/os_memory_management.htm Copyright tutorialspoint.com Memory management is the functionality of an operating system which

More information

This chapter explains how to update device drivers and apply hotfix.

This chapter explains how to update device drivers and apply hotfix. MegaRAID SAS User's Guide Areas Covered Before Reading This Manual This section explains the notes for your safety and conventions used in this manual. Chapter 1 Overview This chapter explains an overview

More information

Chapter 7 Memory Management

Chapter 7 Memory Management Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 7 Memory Management Patricia Roy Manatee Community College, Venice, FL 2008, Prentice Hall Memory Management Subdividing

More information

Operating System Structures

Operating System Structures Operating System Structures Meelis ROOS mroos@ut.ee Institute of Computer Science Tartu University fall 2009 Literature A. S. Tanenbaum. Modern Operating Systems. 2nd ed. Prentice Hall. 2001. G. Nutt.

More information

CHAPTER 1 INTRODUCTION

CHAPTER 1 INTRODUCTION 1 CHAPTER 1 INTRODUCTION 1.1 MOTIVATION OF RESEARCH Multicore processors have two or more execution cores (processors) implemented on a single chip having their own set of execution and architectural recourses.

More information

Operating System Tutorial

Operating System Tutorial Operating System Tutorial OPERATING SYSTEM TUTORIAL Simply Easy Learning by tutorialspoint.com tutorialspoint.com i ABOUT THE TUTORIAL Operating System Tutorial An operating system (OS) is a collection

More information

Agenda. Enterprise Application Performance Factors. Current form of Enterprise Applications. Factors to Application Performance.

Agenda. Enterprise Application Performance Factors. Current form of Enterprise Applications. Factors to Application Performance. Agenda Enterprise Performance Factors Overall Enterprise Performance Factors Best Practice for generic Enterprise Best Practice for 3-tiers Enterprise Hardware Load Balancer Basic Unix Tuning Performance

More information

Dell Reliable Memory Technology

Dell Reliable Memory Technology Dell Reliable Memory Technology Detecting and isolating memory errors THIS WHITE PAPER IS FOR INFORMATIONAL PURPOSES ONLY, AND MAY CONTAIN TYPOGRAPHICAL ERRORS AND TECHNICAL INACCURACIES. THE CONTENT IS

More information

Express5800 Scalable Enterprise Server Reference Architecture. For NEC PCIe SSD Appliance for Microsoft SQL Server

Express5800 Scalable Enterprise Server Reference Architecture. For NEC PCIe SSD Appliance for Microsoft SQL Server Express5800 Scalable Enterprise Server Reference Architecture For NEC PCIe SSD Appliance for Microsoft SQL Server An appliance that significantly improves performance of enterprise systems and large-scale

More information

USB 2.0 Flash Drive User Manual

USB 2.0 Flash Drive User Manual USB 2.0 Flash Drive User Manual 1 INDEX Table of Contents Page 1. IMPORTANT NOTICES...3 2. PRODUCT INTRODUCTION...4 3. PRODUCT FEATURES...5 4. DRIVER INSTALLATION GUIDE...6 4.1 WINDOWS 98 / 98 SE... 6

More information

Page 1 of 5. IS 335: Information Technology in Business Lecture Outline Operating Systems

Page 1 of 5. IS 335: Information Technology in Business Lecture Outline Operating Systems Lecture Outline Operating Systems Objectives Describe the functions and layers of an operating system List the resources allocated by the operating system and describe the allocation process Explain how

More information

Operating Systems 4 th Class

Operating Systems 4 th Class Operating Systems 4 th Class Lecture 1 Operating Systems Operating systems are essential part of any computer system. Therefore, a course in operating systems is an essential part of any computer science

More information

How to Run the MQX RTOS on Various RAM Memories for i.mx 6SoloX

How to Run the MQX RTOS on Various RAM Memories for i.mx 6SoloX Freescale Semiconductor, Inc. Document Number: AN5127 Application Note Rev. 1, 05/2015 How to Run the MQX RTOS on Various RAM Memories for i.mx 6SoloX 1 Introduction This document describes how to customize

More information

Proposal for Virtual Private Server Provisioning

Proposal for Virtual Private Server Provisioning Interpole Solutions 1050, Sadguru Darshan, New Prabhadevi Road, Mumbai - 400 025 Tel: 91-22-24364111, 24364112 Email : response@interpole.net Website: www.interpole.net Proposal for Virtual Private Server

More information

NV-DIMM: Fastest Tier in Your Storage Strategy

NV-DIMM: Fastest Tier in Your Storage Strategy NV-DIMM: Fastest Tier in Your Storage Strategy Introducing ArxCis-NV, a Non-Volatile DIMM Author: Adrian Proctor, Viking Technology [email: adrian.proctor@vikingtechnology.com] This paper reviews how Non-Volatile

More information

Intel s SL Enhanced Intel486(TM) Microprocessor Family

Intel s SL Enhanced Intel486(TM) Microprocessor Family Intel s SL Enhanced Intel486(TM) Microprocessor Family June 1993 Intel's SL Enhanced Intel486 Microprocessor Family Technical Backgrounder Intel's SL Enhanced Intel486 Microprocessor Family With the announcement

More information

Enabling Technologies for Distributed Computing

Enabling Technologies for Distributed Computing Enabling Technologies for Distributed Computing Dr. Sanjay P. Ahuja, Ph.D. Fidelity National Financial Distinguished Professor of CIS School of Computing, UNF Multi-core CPUs and Multithreading Technologies

More information

Performance Characteristics of VMFS and RDM VMware ESX Server 3.0.1

Performance Characteristics of VMFS and RDM VMware ESX Server 3.0.1 Performance Study Performance Characteristics of and RDM VMware ESX Server 3.0.1 VMware ESX Server offers three choices for managing disk access in a virtual machine VMware Virtual Machine File System

More information

Smart Array technology: advantages of battery-backed cache

Smart Array technology: advantages of battery-backed cache Smart Array technology: advantages of battery-backed cache technology brief Abstract... 2 Introduction... 2 Role of cache in the storage system... 2 Need for a battery-backed cache... 2 Recovering data

More information

Memory Management Outline. Background Swapping Contiguous Memory Allocation Paging Segmentation Segmented Paging

Memory Management Outline. Background Swapping Contiguous Memory Allocation Paging Segmentation Segmented Paging Memory Management Outline Background Swapping Contiguous Memory Allocation Paging Segmentation Segmented Paging 1 Background Memory is a large array of bytes memory and registers are only storage CPU can

More information

A Dynamic Resource Management with Energy Saving Mechanism for Supporting Cloud Computing

A Dynamic Resource Management with Energy Saving Mechanism for Supporting Cloud Computing A Dynamic Resource Management with Energy Saving Mechanism for Supporting Cloud Computing Liang-Teh Lee, Kang-Yuan Liu, Hui-Yang Huang and Chia-Ying Tseng Department of Computer Science and Engineering,

More information

Benchmarking Hadoop & HBase on Violin

Benchmarking Hadoop & HBase on Violin Technical White Paper Report Technical Report Benchmarking Hadoop & HBase on Violin Harnessing Big Data Analytics at the Speed of Memory Version 1.0 Abstract The purpose of benchmarking is to show advantages

More information

Chapter 11 I/O Management and Disk Scheduling

Chapter 11 I/O Management and Disk Scheduling Operatin g Systems: Internals and Design Principle s Chapter 11 I/O Management and Disk Scheduling Seventh Edition By William Stallings Operating Systems: Internals and Design Principles An artifact can

More information

White Paper Amy Chong Yew Ee Online Sales Account Manager APAC Online Sales Center Intel Corporation. BOM Cost Reduction by Removing S3 State

White Paper Amy Chong Yew Ee Online Sales Account Manager APAC Online Sales Center Intel Corporation. BOM Cost Reduction by Removing S3 State White Paper Amy Chong Yew Ee Online Sales Account Manager APAC Online Sales Center Intel Corporation BOM Cost Reduction by Removing S3 State May 2011 325448 Executive Summary In today s embedded design,

More information

Virtual Machines. www.viplavkambli.com

Virtual Machines. www.viplavkambli.com 1 Virtual Machines A virtual machine (VM) is a "completely isolated guest operating system installation within a normal host operating system". Modern virtual machines are implemented with either software

More information

VMware vsphere 5 Quick Start Guide

VMware vsphere 5 Quick Start Guide VMware vsphere 5 Quick Start Guide This document is created to provide some basic information about VMware, and allow you, the customer, to determine when and how to engage us for support or other needs

More information

Performance Report Modular RAID for PRIMERGY

Performance Report Modular RAID for PRIMERGY Performance Report Modular RAID for PRIMERGY Version 1.1 March 2008 Pages 15 Abstract This technical documentation is designed for persons, who deal with the selection of RAID technologies and RAID controllers

More information

Windows Server Performance Monitoring

Windows Server Performance Monitoring Spot server problems before they are noticed The system s really slow today! How often have you heard that? Finding the solution isn t so easy. The obvious questions to ask are why is it running slowly

More information

Republic Polytechnic School of Information and Communications Technology C226 Operating System Concepts. Module Curriculum

Republic Polytechnic School of Information and Communications Technology C226 Operating System Concepts. Module Curriculum Republic Polytechnic School of Information and Communications Technology C6 Operating System Concepts Module Curriculum Module Description: This module examines the fundamental components of single computer

More information

How To Improve Performance On A Single Chip Computer

How To Improve Performance On A Single Chip Computer : Redundant Arrays of Inexpensive Disks this discussion is based on the paper:» A Case for Redundant Arrays of Inexpensive Disks (),» David A Patterson, Garth Gibson, and Randy H Katz,» In Proceedings

More information

File System & Device Drive. Overview of Mass Storage Structure. Moving head Disk Mechanism. HDD Pictures 11/13/2014. CS341: Operating System

File System & Device Drive. Overview of Mass Storage Structure. Moving head Disk Mechanism. HDD Pictures 11/13/2014. CS341: Operating System CS341: Operating System Lect 36: 1 st Nov 2014 Dr. A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati File System & Device Drive Mass Storage Disk Structure Disk Arm Scheduling RAID

More information

Power Efficiency Comparison: Cisco UCS 5108 Blade Server Chassis and IBM FlexSystem Enterprise Chassis

Power Efficiency Comparison: Cisco UCS 5108 Blade Server Chassis and IBM FlexSystem Enterprise Chassis White Paper Power Efficiency Comparison: Cisco UCS 5108 Blade Server Chassis and IBM FlexSystem Enterprise Chassis White Paper March 2014 2014 Cisco and/or its affiliates. All rights reserved. This document

More information

VMware Server 2.0 Essentials. Virtualization Deployment and Management

VMware Server 2.0 Essentials. Virtualization Deployment and Management VMware Server 2.0 Essentials Virtualization Deployment and Management . This PDF is provided for personal use only. Unauthorized use, reproduction and/or distribution strictly prohibited. All rights reserved.

More information

About Parallels Desktop 10 for Mac

About Parallels Desktop 10 for Mac About Parallels Desktop 10 for Mac Parallels Desktop 10 for Mac is a major upgrade to Parallels award-winning software for running Windows on a Mac. About this Update This update for Parallels Desktop

More information

Virtuoso and Database Scalability

Virtuoso and Database Scalability Virtuoso and Database Scalability By Orri Erling Table of Contents Abstract Metrics Results Transaction Throughput Initializing 40 warehouses Serial Read Test Conditions Analysis Working Set Effect of

More information

Binary search tree with SIMD bandwidth optimization using SSE

Binary search tree with SIMD bandwidth optimization using SSE Binary search tree with SIMD bandwidth optimization using SSE Bowen Zhang, Xinwei Li 1.ABSTRACT In-memory tree structured index search is a fundamental database operation. Modern processors provide tremendous

More information

HyperThreading Support in VMware ESX Server 2.1

HyperThreading Support in VMware ESX Server 2.1 HyperThreading Support in VMware ESX Server 2.1 Summary VMware ESX Server 2.1 now fully supports Intel s new Hyper-Threading Technology (HT). This paper explains the changes that an administrator can expect

More information

Design and Implementation of the Heterogeneous Multikernel Operating System

Design and Implementation of the Heterogeneous Multikernel Operating System 223 Design and Implementation of the Heterogeneous Multikernel Operating System Yauhen KLIMIANKOU Department of Computer Systems and Networks, Belarusian State University of Informatics and Radioelectronics,

More information

Enabling Technologies for Distributed and Cloud Computing

Enabling Technologies for Distributed and Cloud Computing Enabling Technologies for Distributed and Cloud Computing Dr. Sanjay P. Ahuja, Ph.D. 2010-14 FIS Distinguished Professor of Computer Science School of Computing, UNF Multi-core CPUs and Multithreading

More information

I. General Database Server Performance Information. Knowledge Base Article. Database Server Performance Best Practices Guide

I. General Database Server Performance Information. Knowledge Base Article. Database Server Performance Best Practices Guide Knowledge Base Article Database Server Performance Best Practices Guide Article ID: NA-0500-0025 Publish Date: 23 Mar 2015 Article Status: Article Type: Required Action: Approved General Product Technical

More information

BridgeWays Management Pack for VMware ESX

BridgeWays Management Pack for VMware ESX Bridgeways White Paper: Management Pack for VMware ESX BridgeWays Management Pack for VMware ESX Ensuring smooth virtual operations while maximizing your ROI. Published: July 2009 For the latest information,

More information

Multi-core Programming System Overview

Multi-core Programming System Overview Multi-core Programming System Overview Based on slides from Intel Software College and Multi-Core Programming increasing performance through software multi-threading by Shameem Akhter and Jason Roberts,

More information

Chapter 11 I/O Management and Disk Scheduling

Chapter 11 I/O Management and Disk Scheduling Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 11 I/O Management and Disk Scheduling Dave Bremer Otago Polytechnic, NZ 2008, Prentice Hall I/O Devices Roadmap Organization

More information

Benefits of Intel Matrix Storage Technology

Benefits of Intel Matrix Storage Technology Benefits of Intel Matrix Storage Technology White Paper December 2005 Document Number: 310855-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED,

More information

Computer Architecture. Secure communication and encryption.

Computer Architecture. Secure communication and encryption. Computer Architecture. Secure communication and encryption. Eugeniy E. Mikhailov The College of William & Mary Lecture 28 Eugeniy Mikhailov (W&M) Practical Computing Lecture 28 1 / 13 Computer architecture

More information

International Journal of Computer & Organization Trends Volume20 Number1 May 2015

International Journal of Computer & Organization Trends Volume20 Number1 May 2015 Performance Analysis of Various Guest Operating Systems on Ubuntu 14.04 Prof. (Dr.) Viabhakar Pathak 1, Pramod Kumar Ram 2 1 Computer Science and Engineering, Arya College of Engineering, Jaipur, India.

More information

Eureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved

Eureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved Understanding SD, SDIO and MMC Interface by Eureka Technology Inc. May 26th, 2011 Copyright (C) All Rights Reserved Copyright by Eureka Technology Inc. All Rights Reserved Introduction This white paper

More information

Chapter 1 Computer System Overview

Chapter 1 Computer System Overview Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides

More information

Memory Management under Linux: Issues in Linux VM development

Memory Management under Linux: Issues in Linux VM development Memory Management under Linux: Issues in Linux VM development Christoph Lameter, Ph.D. Technical Lead, Linux Kernel Software Silicon Graphics Inc. clameter@sgi.com 2008-03-12 2008 SGI Sunnyvale, California

More information

PERFORMANCE ANALYSIS OF KERNEL-BASED VIRTUAL MACHINE

PERFORMANCE ANALYSIS OF KERNEL-BASED VIRTUAL MACHINE PERFORMANCE ANALYSIS OF KERNEL-BASED VIRTUAL MACHINE Sudha M 1, Harish G M 2, Nandan A 3, Usha J 4 1 Department of MCA, R V College of Engineering, Bangalore : 560059, India sudha.mooki@gmail.com 2 Department

More information

Wireless ATA: A New Data Transport Protocol for Wireless Storage

Wireless ATA: A New Data Transport Protocol for Wireless Storage Wireless ATA: A New Data Transport Protocol for Wireless Storage Serdar Ozler and Ibrahim Korpeoglu Department of Computer Engineering, Bilkent University, 06800 Bilkent, Ankara, Turkey {ozler, korpe}@cs.bilkent.edu.tr

More information

Fastboot Techniques for x86 Architectures. Marcus Bortel Field Application Engineer QNX Software Systems

Fastboot Techniques for x86 Architectures. Marcus Bortel Field Application Engineer QNX Software Systems Fastboot Techniques for x86 Architectures Marcus Bortel Field Application Engineer QNX Software Systems Agenda Introduction BIOS and BIOS boot time Fastboot versus BIOS? Fastboot time Customizing the boot

More information

KVM & Memory Management Updates

KVM & Memory Management Updates KVM & Memory Management Updates KVM Forum 2012 Rik van Riel Red Hat, Inc. KVM & Memory Management Updates EPT Accessed & Dirty Bits 1GB hugepages Balloon vs. Transparent Huge Pages Automatic NUMA Placement

More information

Implementation of Buffer Cache Simulator for Hybrid Main Memory and Flash Memory Storages

Implementation of Buffer Cache Simulator for Hybrid Main Memory and Flash Memory Storages Implementation of Buffer Cache Simulator for Hybrid Main Memory and Flash Memory Storages Soohyun Yang and Yeonseung Ryu Department of Computer Engineering, Myongji University Yongin, Gyeonggi-do, Korea

More information

Embedded Operating Systems in a Point of Sale Environment. White Paper

Embedded Operating Systems in a Point of Sale Environment. White Paper Embedded Operating Systems in a Point of Sale Environment White Paper December 2008 Contents Embedded Operating Systems in a POS Environment... 3 Overview... 3 POS Operating Systems... 3 Operating Systems

More information

Uses for Virtual Machines. Virtual Machines. There are several uses for virtual machines:

Uses for Virtual Machines. Virtual Machines. There are several uses for virtual machines: Virtual Machines Uses for Virtual Machines Virtual machine technology, often just called virtualization, makes one computer behave as several computers by sharing the resources of a single computer between

More information

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010

Intel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010 White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some

More information

85MIV2 / 85MIV2-L -- Components Locations

85MIV2 / 85MIV2-L -- Components Locations Chapter Specification 85MIV2 / 85MIV2-L -- Components Locations RJ45 LAN Connector for 85MIV2-L only PS/2 Peripheral Mouse (on top) Power PS/2 K/B(underside) RJ45 (on top) +2V Power USB0 (middle) USB(underside)

More information

CS 377: Operating Systems. Outline. A review of what you ve learned, and how it applies to a real operating system. Lecture 25 - Linux Case Study

CS 377: Operating Systems. Outline. A review of what you ve learned, and how it applies to a real operating system. Lecture 25 - Linux Case Study CS 377: Operating Systems Lecture 25 - Linux Case Study Guest Lecturer: Tim Wood Outline Linux History Design Principles System Overview Process Scheduling Memory Management File Systems A review of what

More information

Designing the Next-Generation of Handheld Devices Class 445 Thursday, September 18th, 2003

Designing the Next-Generation of Handheld Devices Class 445 Thursday, September 18th, 2003 Designing the Next-Generation of Handheld Devices Class 445 Thursday, September 18th, 2003 Andrew Girson 240-558 558-2014 agirson@inhandelectronics.com www.inhandelectronics.com Presentation Focus A survey

More information

Muse Server Sizing. 18 June 2012. Document Version 0.0.1.9 Muse 2.7.0.0

Muse Server Sizing. 18 June 2012. Document Version 0.0.1.9 Muse 2.7.0.0 Muse Server Sizing 18 June 2012 Document Version 0.0.1.9 Muse 2.7.0.0 Notice No part of this publication may be reproduced stored in a retrieval system, or transmitted, in any form or by any means, without

More information

Best Practices for Architecting Storage in Virtualized Environments

Best Practices for Architecting Storage in Virtualized Environments Best Practices for Architecting Storage in Virtualized Environments Leverage Advances in Storage Technology to Accelerate Performance, Simplify Management, and Save Money in Your Virtual Server Environment

More information

Booting from NAND Flash Memory

Booting from NAND Flash Memory Booting from NAND Flash Memory Introduction NAND flash memory technology differs from NOR flash memory which has dominated the embedded flash memory market in the past. Traditional applications for NOR

More information

The Benefits of POWER7+ and PowerVM over Intel and an x86 Hypervisor

The Benefits of POWER7+ and PowerVM over Intel and an x86 Hypervisor The Benefits of POWER7+ and PowerVM over Intel and an x86 Hypervisor Howard Anglin rhbear@us.ibm.com IBM Competitive Project Office May 2013 Abstract...3 Virtualization and Why It Is Important...3 Resiliency

More information

Industry First X86-based Single Board Computer JaguarBoard Released

Industry First X86-based Single Board Computer JaguarBoard Released Industry First X86-based Single Board Computer JaguarBoard Released HongKong, China (May 12th, 2015) Jaguar Electronic HK Co., Ltd officially launched the first X86-based single board computer called JaguarBoard.

More information

Power Efficiency Comparison: Cisco UCS 5108 Blade Server Chassis and Dell PowerEdge M1000e Blade Enclosure

Power Efficiency Comparison: Cisco UCS 5108 Blade Server Chassis and Dell PowerEdge M1000e Blade Enclosure White Paper Power Efficiency Comparison: Cisco UCS 5108 Blade Server Chassis and Dell PowerEdge M1000e Blade Enclosure White Paper March 2014 2014 Cisco and/or its affiliates. All rights reserved. This

More information

Chapter 2 Array Configuration [SATA Setup Utility] This chapter explains array configurations using this array controller.

Chapter 2 Array Configuration [SATA Setup Utility] This chapter explains array configurations using this array controller. Embedded MegaRAID SATA User's Guide Areas Covered Before Reading This Manual This section explains the notes for your safety and conventions used in this manual. Chapter 1 Overview This chapter introduces

More information

Extending the swsusp Hibernation Framework to ARM. Russell Dill

Extending the swsusp Hibernation Framework to ARM. Russell Dill Extending the swsusp Hibernation Framework to ARM Russell Dill 1 2 Introduction Russ Dill of Texas Instruments swsusp/hibernation on ARM Overview Challenges Implementation Remaining work Debugging swsusp

More information

Mobile Operating Systems Lesson 05 Windows CE Part 1

Mobile Operating Systems Lesson 05 Windows CE Part 1 Mobile Operating Systems Lesson 05 Windows CE Part 1 Oxford University Press 2007. All rights reserved. 1 Windows CE A 32 bit OS from Microsoft Customized for each specific hardware and processor in order

More information

Encrypt-FS: A Versatile Cryptographic File System for Linux

Encrypt-FS: A Versatile Cryptographic File System for Linux Encrypt-FS: A Versatile Cryptographic File System for Linux Abstract Recently, personal sensitive information faces the possibility of unauthorized access or loss of storage devices. Cryptographic technique

More information

Topics in Computer System Performance and Reliability: Storage Systems!

Topics in Computer System Performance and Reliability: Storage Systems! CSC 2233: Topics in Computer System Performance and Reliability: Storage Systems! Note: some of the slides in today s lecture are borrowed from a course taught by Greg Ganger and Garth Gibson at Carnegie

More information

Dynamic resource management for energy saving in the cloud computing environment

Dynamic resource management for energy saving in the cloud computing environment Dynamic resource management for energy saving in the cloud computing environment Liang-Teh Lee, Kang-Yuan Liu, and Hui-Yang Huang Department of Computer Science and Engineering, Tatung University, Taiwan

More information

Atmel AVR4920: ASF - USB Device Stack - Compliance and Performance Figures. Atmel Microcontrollers. Application Note. Features.

Atmel AVR4920: ASF - USB Device Stack - Compliance and Performance Figures. Atmel Microcontrollers. Application Note. Features. Atmel AVR4920: ASF - USB Device Stack - Compliance and Performance Figures Features Compliance to USB 2.0 - Chapters 8 and 9 - Classes: HID, MSC, CDC, PHDC Interoperability: OS, classes, self- and bus-powered

More information

Systemverwaltung 2009 AIX / LPAR

Systemverwaltung 2009 AIX / LPAR Systemverwaltung 2009 AIX / LPAR Course materials may not be reproduced in whole or in part without the prior written permission of IBM. 4.0.1 Integrated Virtualization Manager (IVM) (1 of 2) Provides

More information

VIRTUALIZATION, The next step for online services

VIRTUALIZATION, The next step for online services Scientific Bulletin of the Petru Maior University of Tîrgu Mureş Vol. 10 (XXVII) no. 1, 2013 ISSN-L 1841-9267 (Print), ISSN 2285-438X (Online), ISSN 2286-3184 (CD-ROM) VIRTUALIZATION, The next step for

More information

Optimizing Shared Resource Contention in HPC Clusters

Optimizing Shared Resource Contention in HPC Clusters Optimizing Shared Resource Contention in HPC Clusters Sergey Blagodurov Simon Fraser University Alexandra Fedorova Simon Fraser University Abstract Contention for shared resources in HPC clusters occurs

More information

AN10860_1. Contact information. NXP Semiconductors. LPC313x NAND flash data and bad block management

AN10860_1. Contact information. NXP Semiconductors. LPC313x NAND flash data and bad block management Rev. 01 11 August 2009 Application note Document information Info Keywords Abstract Content LPC3130 LPC3131 LPC313x LPC313X LPC3153 LPC3154 LPC3141 LPC3142 LPC31XX LPC31xx Linux kernel Apex boot loader

More information

A Content-Based Load Balancing Algorithm for Metadata Servers in Cluster File Systems*

A Content-Based Load Balancing Algorithm for Metadata Servers in Cluster File Systems* A Content-Based Load Balancing Algorithm for Metadata Servers in Cluster File Systems* Junho Jang, Saeyoung Han, Sungyong Park, and Jihoon Yang Department of Computer Science and Interdisciplinary Program

More information

File Systems for Flash Memories. Marcela Zuluaga Sebastian Isaza Dante Rodriguez

File Systems for Flash Memories. Marcela Zuluaga Sebastian Isaza Dante Rodriguez File Systems for Flash Memories Marcela Zuluaga Sebastian Isaza Dante Rodriguez Outline Introduction to Flash Memories Introduction to File Systems File Systems for Flash Memories YAFFS (Yet Another Flash

More information

Phoenix SecureCore TM Setup Utility

Phoenix SecureCore TM Setup Utility Phoenix SecureCore TM Setup Utility Important information: We continually strive to bring you the latest and proven features and technologies. As part of our drive to continually improve our products modifications

More information

COS 318: Operating Systems

COS 318: Operating Systems COS 318: Operating Systems File Performance and Reliability Andy Bavier Computer Science Department Princeton University http://www.cs.princeton.edu/courses/archive/fall10/cos318/ Topics File buffer cache

More information

Chapter 5 Linux Load Balancing Mechanisms

Chapter 5 Linux Load Balancing Mechanisms Chapter 5 Linux Load Balancing Mechanisms Load balancing mechanisms in multiprocessor systems have two compatible objectives. One is to prevent processors from being idle while others processors still

More information

Hi-Speed USB 2.0 Flash Disk. User s Manual

Hi-Speed USB 2.0 Flash Disk. User s Manual Hi-Speed USB 2.0 Flash Disk User s Manual Contents Introduction... 3 Features... 3 System Requirements... 4 Before Use... 4 Driver Installation... 5 Driver Installation for Windows 98/98SE... 5 Disk Partitions

More information

Reliable Systolic Computing through Redundancy

Reliable Systolic Computing through Redundancy Reliable Systolic Computing through Redundancy Kunio Okuda 1, Siang Wun Song 1, and Marcos Tatsuo Yamamoto 1 Universidade de São Paulo, Brazil, {kunio,song,mty}@ime.usp.br, http://www.ime.usp.br/ song/

More information

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit. Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how

More information

Microsoft Exchange Solutions on VMware

Microsoft Exchange Solutions on VMware Design and Sizing Examples: Microsoft Exchange Solutions on VMware Page 1 of 19 Contents 1. Introduction... 3 1.1. Overview... 3 1.2. Benefits of Running Exchange Server 2007 on VMware Infrastructure 3...

More information

CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX

CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX Multiple Choice: 1. Processing information involves: A. accepting information from the outside world. B. communication with another computer. C. performing arithmetic

More information

Agenda. Capacity Planning practical view CPU Capacity Planning LPAR2RRD LPAR2RRD. Discussion. Premium features Future

Agenda. Capacity Planning practical view CPU Capacity Planning LPAR2RRD LPAR2RRD. Discussion. Premium features Future Agenda Capacity Planning practical view CPU Capacity Planning LPAR2RRD LPAR2RRD Premium features Future Discussion What is that? Does that save money? If so then how? Have you already have an IT capacity

More information

Cray DVS: Data Virtualization Service

Cray DVS: Data Virtualization Service Cray : Data Virtualization Service Stephen Sugiyama and David Wallace, Cray Inc. ABSTRACT: Cray, the Cray Data Virtualization Service, is a new capability being added to the XT software environment with

More information

1 Storage Devices Summary

1 Storage Devices Summary Chapter 1 Storage Devices Summary Dependability is vital Suitable measures Latency how long to the first bit arrives Bandwidth/throughput how fast does stuff come through after the latency period Obvious

More information

Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada

Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,

More information

Intel DPDK Boosts Server Appliance Performance White Paper

Intel DPDK Boosts Server Appliance Performance White Paper Intel DPDK Boosts Server Appliance Performance Intel DPDK Boosts Server Appliance Performance Introduction As network speeds increase to 40G and above, both in the enterprise and data center, the bottlenecks

More information

Database Hardware Selection Guidelines

Database Hardware Selection Guidelines Database Hardware Selection Guidelines BRUCE MOMJIAN Database servers have hardware requirements different from other infrastructure software, specifically unique demands on I/O and memory. This presentation

More information

Taking Linux File and Storage Systems into the Future. Ric Wheeler Director Kernel File and Storage Team Red Hat, Incorporated

Taking Linux File and Storage Systems into the Future. Ric Wheeler Director Kernel File and Storage Team Red Hat, Incorporated Taking Linux File and Storage Systems into the Future Ric Wheeler Director Kernel File and Storage Team Red Hat, Incorporated 1 Overview Going Bigger Going Faster Support for New Hardware Current Areas

More information

Design-space exploration of flash augmented architectures

Design-space exploration of flash augmented architectures Design-space exploration of flash augmented architectures Thanumalayan S 1, Vijay Chidambaram V 1, Ranjani Parthasarathi 2 College of Engineering, Guindy, Anna University Abstract Flash technologies are

More information

Chapter 7 Memory Management

Chapter 7 Memory Management Operating Systems: Internals and Design Principles Chapter 7 Memory Management Eighth Edition William Stallings Frame Page Segment A fixed-length block of main memory. A fixed-length block of data that

More information