Throughput constraint for Synchronous Data Flow Graphs
|
|
|
- Jeffry Parrish
- 10 years ago
- Views:
Transcription
1 Throughput constraint for Synchronous Data Flow Graphs *Alessio Bonfietti Michele Lombardi Michela Milano Luca Benini!"#$%&'()*+,-)./&0&20304(5
2 !"#$%&'()* Resource allocation and Scheduling of an application modeled with a Synchronous Data-Flow Graph given a Throughput Bound Embedded Systems Multimedia Systems MP-SoC (MultiProcessor-System-on-Chip) Multimedia Applications Stream Computing based on Data-Flow Model Throughput Synchronous Data-Flow 2
3 +,-*./'-'0%2"&"34#'5%6/"(. Node (Actors) - Task 3 D Edge - Communication Channel 2 2 Token - Data Concurrency A B Execution Constraints (Rate) Periodic Behaviour (Repetition Vector) Repetition Vector : [3,2,2,] 3 C An actor fires when there are enough tokens on all input arcs.!"#$%&'(%")%"#*+,%-.,(/0 23 #+)/4'(/%5)6!"#$%*+7()/%8+,%("#$%5)9+5)9%#$"))(: ;3 <,+=4#(/%+4*6!"#$%*+7()/%8+,%("#$%+4*9+5)9%#$"))(: 3
4 7'8'9:-:'0%+,-*./'-'0%2"&"34#'5%6/"(. HSDFG HSDFG Homogeneous Rate (all rates are ) Single Execution of each Task A B Higher number of nodes A2 Property: Preserves the Throughput Transformation process is based on the Repetition Vector (eg: [2,]) SDFG Throughput of SDF graph = A 2 B Throughput of HSDF graph 4
5 !./'09.(0& To compute the throughput of the HSDF graph:! Find all Cycles in the graph! For each Cycle c compute the total execution time over the number of tokens of c! Throughput = / the maximum of these values The throughput is the average number of actor firings over time 5
6 ;-(0&%<%=0&(0& Input Output SDF Graph # Tasks # Channels # Tokens Architecture # Processors Allocation Bind each task with a specific processor Schedule Order the execution of tasks on each processor Homogeneous Architecture 6
7 !"#$%"&'()*+ More than two decades of work on SDFG mapping. Heuristic Approach eg: Periodic Admissible Sequential Schedule (PASS) [Lee 87] eg: SDF-3 tool [Geilen,Stuijk 06] Single-Core PASS Multi-Core Complete Approach based Heuristic SDF on Constraint Programming Complete Our Work 7
8 >'-&/")-&%?/'9/"88)-9 Constraint programming is a problem-solving methodology Solve Hard Combinatorial Problems Model Variables Finite Domain: set of values that a variable can assume Constraint: Filtering Algorithm Domain Reduction 8
9 Solving Consistency Constraint Propagation: reduction of the domain of the variables to prevent search to find an infeasible solution Search Solve model : define/choose search algorithm define/choose heuristics once problem is modeled using constraints, wide selection of solution techniques available 9
10 ,)&"#'-'.$*/$0#" Idea: Model the effects of decisions by means of modifications to the graph Allocation Variables Graph Variables P i [0..#processor-] Scheduling Variables Arcsij [0,] Next i [-,0..task-] 0
11 ,)&"#'-'2)3%*$/3% Idea: Model the effects of decisions by means of modifications to the graph HSDFG Order Proc A B A,B Edge Constraints P[] Proc 2 C D C,D Order Constraints Next[] Deterministic Behaviour
12 4)#5"* Tree-Search Strategy : 2 Phases ) Task Allocation P[] 2) Ordering of tasks on processors Next[] Throughput Constraint Static Symmetry Breaking Constraint 2
13 67*)897:8%'2)3%*$/3% Thr_cst(P, Next, Arcs, Thr_Bound) W: Execution Time ψ: Number of Token Level k Task v A B C D 0 0 A HSDFG B D C Execution times: [,,,] 3
14 67*)897:8%'2)3%*$/3% Thr_cst(P, Next, Arcs, Thr_Bound) W: Execution Time ψ: Number of Token Level k Task v A B C D 0 0 A HSDFG B D C Execution times: [,,,] 3
15 67*)897:8%'2)3%*$/3% Thr_cst(P, Next, Arcs, Thr_Bound) W: Execution Time ψ: Number of Token Level k Task v A B C D 0 0 A HSDFG B D C 4 4 Execution times: [,,,] 3
16 67*)897:8%'2)3%*$/3% A. Dasdan, R. K. Gupta [Das98] Improvements: R.M.Karp [Karp66] Level k A B C D Task v ) 2) 3) Take into account Tokens The original algorithm was devised to count a token for each arc. Generalized for not Strongly Connected Graphs Most Throughput computation algorithms target S.C. graphs. Cycle Identification at each step, instead at the end of the algorithm 4 4 4
17 67*)897:8%'2)3%*$/3% Algorithm Step Longer Cycles! Throughput Lower bound "+25$,62--!,6+-27/+5% Throughput Lower bound "+25$,62--!,6+-27/+5% Throughput 6+-27/+5% Throughput Value Decreasing (0+2'*23 -+4%0,"+25$ " #" # $ $ % % & & Throughput 6+-27/+5% ' ' (%)*+,$%--!,./#%0#! Algorithm Step Fast Pruning 5
18 4)#5"*'4"$*;7 Search Step Longer Cycles Throughput Value Decreasing Fast Pruning! Throughput Upper Lower Bound bound "+25$,62--!,6+-27/+5% -+4%0,"+25$ (0+2'*23 " # $ % & Throughput Solution 6+-27/+5% ' (%)*+,$%--!,./#%0#! Algorithm Search Step Step 6
19 4)#5"*'4"$*;7 Search Step Longer Cycles Throughput Value Decreasing Fast Pruning! Throughput Upper Lower Bound bound "+25$,62--!,6+-27/+5% -+4%0,"+25$ (0+2'*23 " # $ % & Throughput Solution 6+-27/+5% ' (%)*+,$%--!,./#%0#! Algorithm Search Step Step 6
20 4)#5"*'4"$*;7 Search Step Longer Cycles Throughput Value Decreasing Fast Pruning! Throughput Upper Lower Bound bound "+25$,62--!,6+-27/+5% -+4%0,"+25$ (0+2'*23 " # $ % & Throughput Solution 6+-27/+5% ' (%)*+,$%--!,./#%0#! Algorithm Search Step Step 6
21 4)#5"*'4"$*;7 Search Step Longer Cycles Throughput Value Decreasing Fast Pruning! Throughput Upper Lower Bound bound "+25$,62--!,6+-27/+5% -+4%0,"+25$ (0+2'*23 " # $ % & Throughput Solution 6+-27/+5% ' (%)*+,$%--!,./#%0#! Algorithm Search Step Step 6
22 4)#5"*'4"$*;7 Search Step Longer Cycles Throughput Value Decreasing Fast Pruning! Throughput Upper Lower Bound bound "+25$,62--!,6+-27/+5% -+4%0,"+25$ (0+2'*23 " # $ % & Throughput Solution 6+-27/+5% ' (%)*+,$%--!,./#%0#! Algorithm Search Step Step 6
23 Caching System Provides some incrementality Trivial Bound Total execution time on a Processor PI PII Processor Pruning Exclude from the computation processors with no in-arcs/out-arcs. PIII PIV 7
24 6"% Implemented on ILOG Solver 6.3 Instance structure Cyclic Graph Architectures: 2 Core Acyclic Graph 4 Core Strongly Connected Graph 8 Core 8
25 Run Time 6"% Optimization Improvement Algorithm Not Optimized Algorithm Optimized 9
26 6"% Optimal Solution # Processors # nodes Cyclic Acyclic Str. Connected Search Time Constr. Time Search Time Constr. Time Search Time Constr. Time 0 0,02 0,0 0,04 0,02 0,02 0,0 2 5,88,33 2,66 0,85 0,92 0, ,5 77,89 46,89 08,06 44,5 82,3 0 0,0 0 0,04 0, ,4,65,85,35 0,06 0, ,2989 0,863 43,39 293,38 0,89 0,66 0 0,0 0 0,02 0,0 0, ,02 0,0,37,09 0, ,27 0,9 207,2 69,24 0,06 0,02 20
27 2)3;#8/)3 CP-base method for allocating and scheduling HSDFGs on multiprocessor platforms. It can be used to find the optimal solution, or to find a feasible solution Future & Present Work Search directly on SDF graph. Take into account Latency Communication, Memory Capacity Constraints.. 2
Optimizing Configuration and Application Mapping for MPSoC Architectures
Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : [email protected] 1 Multi-Processor Systems on Chip (MPSoC) Design Trends
Predictable Mapping of Streaming Applications on Multiprocessors
Predictable Mapping of Streaming Applications on Multiprocessors PROEFSCHRIFT ter verkrijging van de graad van doctor aan de Technische Universiteit Eindhoven, op gezag van de Rector Magnificus prof.dr.ir.
Branch-and-Price Approach to the Vehicle Routing Problem with Time Windows
TECHNISCHE UNIVERSITEIT EINDHOVEN Branch-and-Price Approach to the Vehicle Routing Problem with Time Windows Lloyd A. Fasting May 2014 Supervisors: dr. M. Firat dr.ir. M.A.A. Boon J. van Twist MSc. Contents
A STUDY OF TASK SCHEDULING IN MULTIPROCESSOR ENVIROMENT Ranjit Rajak 1, C.P.Katti 2, Nidhi Rajak 3
A STUDY OF TASK SCHEDULING IN MULTIPROCESSOR ENVIROMENT Ranjit Rajak 1, C.P.Katti, Nidhi Rajak 1 Department of Computer Science & Applications, Dr.H.S.Gour Central University, Sagar, India, [email protected]
Software Synthesis from Dataflow Models for G and LabVIEW
Presented at the Thirty-second Annual Asilomar Conference on Signals, Systems, and Computers. Pacific Grove, California, U.S.A., November 1998 Software Synthesis from Dataflow Models for G and LabVIEW
A CP Scheduler for High-Performance Computers
A CP Scheduler for High-Performance Computers Thomas Bridi, Michele Lombardi, Andrea Bartolini, Luca Benini, and Michela Milano {thomas.bridi,michele.lombardi2,a.bartolini,luca.benini,michela.milano}@
Institut d Electronique et des Télécommunications de Rennes. Equipe Image
1 D ÉLCTRONI QU T D NICATIONS D RNNS Institut d lectronique et des Télécommunications de Rennes March 13 2015 quipe Image 2 The team xpertise: ITR Image Team D ÉLCTRONI 10 teachers-researcher QU ~ T 15
fakultät für informatik informatik 12 technische universität dortmund Data flow models Peter Marwedel Informatik 12 TU Dortmund Germany
12 Data flow models Peter Marwedel Informatik 12 TU Dortmund Germany Models of computation considered in this course Communication/ local computations Communicating finite state machines Data flow model
Contents. System Development Models and Methods. Design Abstraction and Views. Synthesis. Control/Data-Flow Models. System Synthesis Models
System Development Models and Methods Dipl.-Inf. Mirko Caspar Version: 10.02.L.r-1.0-100929 Contents HW/SW Codesign Process Design Abstraction and Views Synthesis Control/Data-Flow Models System Synthesis
5 INTEGER LINEAR PROGRAMMING (ILP) E. Amaldi Fondamenti di R.O. Politecnico di Milano 1
5 INTEGER LINEAR PROGRAMMING (ILP) E. Amaldi Fondamenti di R.O. Politecnico di Milano 1 General Integer Linear Program: (ILP) min c T x Ax b x 0 integer Assumption: A, b integer The integrality condition
6.852: Distributed Algorithms Fall, 2009. Class 2
.8: Distributed Algorithms Fall, 009 Class Today s plan Leader election in a synchronous ring: Lower bound for comparison-based algorithms. Basic computation in general synchronous networks: Leader election
Real-Time Operating Systems for MPSoCs
Real-Time Operating Systems for MPSoCs Hiroyuki Tomiyama Graduate School of Information Science Nagoya University http://member.acm.org/~hiroyuki MPSoC 2009 1 Contributors Hiroaki Takada Director and Professor
Low-Overhead Hard Real-time Aware Interconnect Network Router
Low-Overhead Hard Real-time Aware Interconnect Network Router Michel A. Kinsy! Department of Computer and Information Science University of Oregon Srinivas Devadas! Department of Electrical Engineering
FPGA-based Multithreading for In-Memory Hash Joins
FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded
Programma della seconda parte del corso
Programma della seconda parte del corso Introduction Reliability Performance Risk Software Performance Engineering Layered Queueing Models Stochastic Petri Nets New trends in software modeling: Metamodeling,
Instruction scheduling
Instruction ordering Instruction scheduling Advanced Compiler Construction Michel Schinz 2015 05 21 When a compiler emits the instructions corresponding to a program, it imposes a total order on them.
An Interactive Visualization Tool for the Analysis of Multi-Objective Embedded Systems Design Space Exploration
An Interactive Visualization Tool for the Analysis of Multi-Objective Embedded Systems Design Space Exploration Toktam Taghavi, Andy D. Pimentel Computer Systems Architecture Group, Informatics Institute
Dynamic Network Resources Allocation in Grids through a Grid Network Resource Broker
INGRID 2007 Instrumenting the GRID Second International Workshop on Distributed Cooperative Laboratories Session 2: Networking for the GRID Dynamic Network Resources Allocation in Grids through a Grid
Multiprocessor System-on-Chip
http://www.artistembedded.org/fp6/ ARTIST Workshop at DATE 06 W4: Design Issues in Distributed, CommunicationCentric Systems Modelling Networked Embedded Systems: From MPSoC to Sensor Networks Jan Madsen
Dynamic programming. Doctoral course Optimization on graphs - Lecture 4.1. Giovanni Righini. January 17 th, 2013
Dynamic programming Doctoral course Optimization on graphs - Lecture.1 Giovanni Righini January 1 th, 201 Implicit enumeration Combinatorial optimization problems are in general NP-hard and we usually
System Modeling Introduction Rugby Meta-Model Finite State Machines Petri Nets Untimed Model of Computation Synchronous Model of Computation Timed Model of Computation Integration of Computational Models
Software Pipelining - Modulo Scheduling
EECS 583 Class 12 Software Pipelining - Modulo Scheduling University of Michigan October 15, 2014 Announcements + Reading Material HW 2 Due this Thursday Today s class reading» Iterative Modulo Scheduling:
Interconnection Networks
Advanced Computer Architecture (0630561) Lecture 15 Interconnection Networks Prof. Kasim M. Al-Aubidy Computer Eng. Dept. Interconnection Networks: Multiprocessors INs can be classified based on: 1. Mode
Evaluation of Different Task Scheduling Policies in Multi-Core Systems with Reconfigurable Hardware
Evaluation of Different Task Scheduling Policies in Multi-Core Systems with Reconfigurable Hardware Mahyar Shahsavari, Zaid Al-Ars, Koen Bertels,1, Computer Engineering Group, Software & Computer Technology
RETIS Lab Real-Time Systems Laboratory
RETIS Lab Real-Time Systems Laboratory A brief introduction RETIS Lab Real-Time Systems Laboratory RETIS Lab investigates embedded computing systems with particular emphasis in Real-time methodologies
MapReduce and Distributed Data Analysis. Sergei Vassilvitskii Google Research
MapReduce and Distributed Data Analysis Google Research 1 Dealing With Massive Data 2 2 Dealing With Massive Data Polynomial Memory Sublinear RAM Sketches External Memory Property Testing 3 3 Dealing With
Global Multiprocessor Real-Time Scheduling as a Constraint Satisfaction Problem
Global Multiprocessor Real-Time Scheduling as a Constraint Satisfaction Problem Liliana Cucu-Grosean & Olivier Buffet INRIA Nancy Grand-Est 615 rue du Jardin Botanique 54600 Villers-lès-Nancy, France [email protected]
A Constraint Programming based Column Generation Approach to Nurse Rostering Problems
Abstract A Constraint Programming based Column Generation Approach to Nurse Rostering Problems Fang He and Rong Qu The Automated Scheduling, Optimisation and Planning (ASAP) Group School of Computer Science,
<Insert Picture Here> Oracle In-Memory Database Cache Overview
Oracle In-Memory Database Cache Overview Simon Law Product Manager The following is intended to outline our general product direction. It is intended for information purposes only,
Big Data looks Tiny from the Stratosphere
Volker Markl http://www.user.tu-berlin.de/marklv [email protected] Big Data looks Tiny from the Stratosphere Data and analyses are becoming increasingly complex! Size Freshness Format/Media Type
Making Multicore Work and Measuring its Benefits. Markus Levy, president EEMBC and Multicore Association
Making Multicore Work and Measuring its Benefits Markus Levy, president EEMBC and Multicore Association Agenda Why Multicore? Standards and issues in the multicore community What is Multicore Association?
Hardware/Software Codesign
Hardware/Software Codesign. Review. Allocation, Binding and Scheduling Marco Platzner Lothar Thiele by the authors Synthesis Behavior Structure Synthesis Tasks Œ Allocation: Œ Binding: Œ Scheduling: selection
Reference Architecture, Requirements, Gaps, Roles
Reference Architecture, Requirements, Gaps, Roles The contents of this document are an excerpt from the brainstorming document M0014. The purpose is to show how a detailed Big Data Reference Architecture
MULTICORE PROCESSORS AND SYSTEMS: A SURVEY
MULTICORE PROCESSORS AND SYSTEMS: A SURVEY by DM Rasanjalee Himali Ruku Roychowdhury A Survey Submitted in Partial Fulfillment of the Requirements of Advanced Computer Architecture CSC 8210 Fall 2010 Abstract
Static Load Balancing of Parallel PDE Solver for Distributed Computing Environment
Static Load Balancing of Parallel PDE Solver for Distributed Computing Environment Shuichi Ichikawa and Shinji Yamashita Department of Knowledge-based Information Engineering, Toyohashi University of Technology
A Framework for Performance Analysis and Tuning in Hadoop Based Clusters
A Framework for Performance Analysis and Tuning in Hadoop Based Clusters Garvit Bansal Anshul Gupta Utkarsh Pyne LNMIIT, Jaipur, India Email: [garvit.bansal anshul.gupta utkarsh.pyne] @lnmiit.ac.in Manish
Scheduling Home Health Care with Separating Benders Cuts in Decision Diagrams
Scheduling Home Health Care with Separating Benders Cuts in Decision Diagrams André Ciré University of Toronto John Hooker Carnegie Mellon University INFORMS 2014 Home Health Care Home health care delivery
Optimized Scheduling in Real-Time Environments with Column Generation
JG U JOHANNES GUTENBERG UNIVERSITAT 1^2 Optimized Scheduling in Real-Time Environments with Column Generation Dissertation zur Erlangung des Grades,.Doktor der Naturwissenschaften" am Fachbereich Physik,
System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1
System Interconnect Architectures CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures Direct networks for static connections Indirect
CHAPTER 5 FINITE STATE MACHINE FOR LOOKUP ENGINE
CHAPTER 5 71 FINITE STATE MACHINE FOR LOOKUP ENGINE 5.1 INTRODUCTION Finite State Machines (FSMs) are important components of digital systems. Therefore, techniques for area efficiency and fast implementation
Deciding which process to run. (Deciding which thread to run) Deciding how long the chosen process can run
SFWR ENG 3BB4 Software Design 3 Concurrent System Design 2 SFWR ENG 3BB4 Software Design 3 Concurrent System Design 11.8 10 CPU Scheduling Chapter 11 CPU Scheduling Policies Deciding which process to run
Operatin g Systems: Internals and Design Principle s. Chapter 10 Multiprocessor and Real-Time Scheduling Seventh Edition By William Stallings
Operatin g Systems: Internals and Design Principle s Chapter 10 Multiprocessor and Real-Time Scheduling Seventh Edition By William Stallings Operating Systems: Internals and Design Principles Bear in mind,
Scalability and Classifications
Scalability and Classifications 1 Types of Parallel Computers MIMD and SIMD classifications shared and distributed memory multicomputers distributed shared memory computers 2 Network Topologies static
Lecture Outline Overview of real-time scheduling algorithms Outline relative strengths, weaknesses
Overview of Real-Time Scheduling Embedded Real-Time Software Lecture 3 Lecture Outline Overview of real-time scheduling algorithms Clock-driven Weighted round-robin Priority-driven Dynamic vs. static Deadline
Parallel Programming Survey
Christian Terboven 02.09.2014 / Aachen, Germany Stand: 26.08.2014 Version 2.3 IT Center der RWTH Aachen University Agenda Overview: Processor Microarchitecture Shared-Memory
GameTime: A Toolkit for Timing Analysis of Software
GameTime: A Toolkit for Timing Analysis of Software Sanjit A. Seshia and Jonathan Kotker EECS Department, UC Berkeley {sseshia,jamhoot}@eecs.berkeley.edu Abstract. Timing analysis is a key step in the
Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track)
Plan Number 2009 Study Plan Masters of Science in Computer Engineering and Networks (Thesis Track) I. General Rules and Conditions 1. This plan conforms to the regulations of the general frame of programs
System Behaviour Analysis with UML and Ptolemy. Scope and goals
Information included in this document are group's own property. These ones shall not be disclosed without the prior wirtten consent of Optronique. System Behaviour Analysis with UML and Ptolemy 4 th Biennal
Multi-core real-time scheduling
Multi-core real-time scheduling Credits: Anne-Marie Déplanche, Irccyn, Nantes (many slides come from her presentation at ETR, Brest, September 2011) 1 Multi-core real-time scheduling! Introduction: problem
GPU Computing with CUDA Lecture 2 - CUDA Memories. Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile
GPU Computing with CUDA Lecture 2 - CUDA Memories Christopher Cooper Boston University August, 2011 UTFSM, Valparaíso, Chile 1 Outline of lecture Recap of Lecture 1 Warp scheduling CUDA Memory hierarchy
Principles and characteristics of distributed systems and environments
Principles and characteristics of distributed systems and environments Definition of a distributed system Distributed system is a collection of independent computers that appears to its users as a single
Parallel Programming
Parallel Programming Parallel Architectures Diego Fabregat-Traver and Prof. Paolo Bientinesi HPAC, RWTH Aachen [email protected] WS15/16 Parallel Architectures Acknowledgements Prof. Felix
DECENTRALIZED LOAD BALANCING IN HETEROGENEOUS SYSTEMS USING DIFFUSION APPROACH
DECENTRALIZED LOAD BALANCING IN HETEROGENEOUS SYSTEMS USING DIFFUSION APPROACH P.Neelakantan Department of Computer Science & Engineering, SVCET, Chittoor [email protected] ABSTRACT The grid
Load Balancing Techniques
Load Balancing Techniques 1 Lecture Outline Following Topics will be discussed Static Load Balancing Dynamic Load Balancing Mapping for load balancing Minimizing Interaction 2 1 Load Balancing Techniques
SWARM: A Parallel Programming Framework for Multicore Processors. David A. Bader, Varun N. Kanade and Kamesh Madduri
SWARM: A Parallel Programming Framework for Multicore Processors David A. Bader, Varun N. Kanade and Kamesh Madduri Our Contributions SWARM: SoftWare and Algorithms for Running on Multicore, a portable
Design and Optimization of OpenFOAM-based CFD Applications for Hybrid and Heterogeneous HPC Platforms
Design and Optimization of OpenFOAM-based CFD Applications for Hybrid and Heterogeneous HPC Platforms Amani AlOnazi, David E. Keyes, Alexey Lastovetsky, Vladimir Rychkov Extreme Computing Research Center,
Ensuring Code Quality in Multi-threaded Applications
Ensuring Code Quality in Multi-threaded Applications How to Eliminate Concurrency Defects with Static Analysis Ben Chelf, CTO Introduction Most developers would agree that consumers of software today continually
Lecture 2 Introduction to Data Flow Analysis
Lecture 2 Introduction to Data Flow Analysis I. Introduction II. Example: Reaching definition analysis III. Example: Liveness analysis IV. A General Framework (Theory in next lecture) Reading: Chapter
Mixed-Criticality: Integration of Different Models of Computation. University of Siegen, Roman Obermaisser
Workshop on "Challenges in Mixed Criticality, Real-time, and Reliability in Networked Complex Embedded Systems" Mixed-Criticality: Integration of Different Models of Computation University of Siegen, Roman
A Virtual Machine Searching Method in Networks using a Vector Space Model and Routing Table Tree Architecture
A Virtual Machine Searching Method in Networks using a Vector Space Model and Routing Table Tree Architecture Hyeon seok O, Namgi Kim1, Byoung-Dai Lee dept. of Computer Science. Kyonggi University, Suwon,
Efficient Parallel Graph Exploration on Multi-Core CPU and GPU
Efficient Parallel Graph Exploration on Multi-Core CPU and GPU Pervasive Parallelism Laboratory Stanford University Sungpack Hong, Tayo Oguntebi, and Kunle Olukotun Graph and its Applications Graph Fundamental
A Tool for Generating Partition Schedules of Multiprocessor Systems
A Tool for Generating Partition Schedules of Multiprocessor Systems Hans-Joachim Goltz and Norbert Pieth Fraunhofer FIRST, Berlin, Germany {hans-joachim.goltz,nobert.pieth}@first.fraunhofer.de Abstract.
White Paper. How Streaming Data Analytics Enables Real-Time Decisions
White Paper How Streaming Data Analytics Enables Real-Time Decisions Contents Introduction... 1 What Is Streaming Analytics?... 1 How Does SAS Event Stream Processing Work?... 2 Overview...2 Event Stream
Parallel Firewalls on General-Purpose Graphics Processing Units
Parallel Firewalls on General-Purpose Graphics Processing Units Manoj Singh Gaur and Vijay Laxmi Kamal Chandra Reddy, Ankit Tharwani, Ch.Vamshi Krishna, Lakshminarayanan.V Department of Computer Engineering
Job Reference Guide. SLAMD Distributed Load Generation Engine. Version 1.8.2
Job Reference Guide SLAMD Distributed Load Generation Engine Version 1.8.2 June 2004 Contents 1. Introduction...3 2. The Utility Jobs...4 3. The LDAP Search Jobs...11 4. The LDAP Authentication Jobs...22
Data Backup and Archiving with Enterprise Storage Systems
Data Backup and Archiving with Enterprise Storage Systems Slavjan Ivanov 1, Igor Mishkovski 1 1 Faculty of Computer Science and Engineering Ss. Cyril and Methodius University Skopje, Macedonia [email protected],
Parametric Analysis of Mobile Cloud Computing using Simulation Modeling
Parametric Analysis of Mobile Cloud Computing using Simulation Modeling Arani Bhattacharya Pradipta De Mobile System and Solutions Lab (MoSyS) The State University of New York, Korea (SUNY Korea) StonyBrook
A Novel Way of Deduplication Approach for Cloud Backup Services Using Block Index Caching Technique
A Novel Way of Deduplication Approach for Cloud Backup Services Using Block Index Caching Technique Jyoti Malhotra 1,Priya Ghyare 2 Associate Professor, Dept. of Information Technology, MIT College of
A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor Scheduling
A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor Scheduling ABSTRACT Hyunok Oh cosynthesis problem targeting the system-on-chip (SOC) design. The proposed algorithm covers
COMPUTER- INTEGRATED PRODUCTION PLANNING AND CONTROL: THE OPT APPROACH. B. Sko³ud*, D. Krenczyk*, W. WoŸniak**
COPUTER- INTEGRATED PRODUCTION PLANNING AND CONTROL: THE OPT APPROACH B. Sko³ud*, D. Krenczyk*, W. WoŸniak** *Department of Engineering Processes Automation and Integrated anufacturing Systems, Silesian
BSC vision on Big Data and extreme scale computing
BSC vision on Big Data and extreme scale computing Jesus Labarta, Eduard Ayguade,, Fabrizio Gagliardi, Rosa M. Badia, Toni Cortes, Jordi Torres, Adrian Cristal, Osman Unsal, David Carrera, Yolanda Becerra,
Driving force. What future software needs. Potential research topics
Improving Software Robustness and Efficiency Driving force Processor core clock speed reach practical limit ~4GHz (power issue) Percentage of sustainable # of active transistors decrease; Increase in #
Real-Time (Paradigms) (51)
Real-Time (Paradigms) (51) 5. Real-Time Communication Data flow (communication) in embedded systems : Sensor --> Controller Controller --> Actor Controller --> Display Controller Controller Major
Designing Real-Time and Embedded Systems with the COMET/UML method
By Hassan Gomaa, Department of Information and Software Engineering, George Mason University. Designing Real-Time and Embedded Systems with the COMET/UML method Most object-oriented analysis and design
Introduction to Scheduling Theory
Introduction to Scheduling Theory Arnaud Legrand Laboratoire Informatique et Distribution IMAG CNRS, France [email protected] November 8, 2004 1/ 26 Outline 1 Task graphs from outer space 2 Scheduling
E6895 Advanced Big Data Analytics Lecture 14:! NVIDIA GPU Examples and GPU on ios devices
E6895 Advanced Big Data Analytics Lecture 14: NVIDIA GPU Examples and GPU on ios devices Ching-Yung Lin, Ph.D. Adjunct Professor, Dept. of Electrical Engineering and Computer Science IBM Chief Scientist,
Introduction to Parallel Computing. George Karypis Parallel Programming Platforms
Introduction to Parallel Computing George Karypis Parallel Programming Platforms Elements of a Parallel Computer Hardware Multiple Processors Multiple Memories Interconnection Network System Software Parallel
Bogdan Vesovic Siemens Smart Grid Solutions, Minneapolis, USA [email protected]
Evolution of Restructured Power Systems with Regulated Electricity Markets Panel D 2 Evolution of Solution Domains in Implementation of Market Design Bogdan Vesovic Siemens Smart Grid Solutions, Minneapolis,
MODEL DRIVEN DEVELOPMENT OF BUSINESS PROCESS MONITORING AND CONTROL SYSTEMS
MODEL DRIVEN DEVELOPMENT OF BUSINESS PROCESS MONITORING AND CONTROL SYSTEMS Tao Yu Department of Computer Science, University of California at Irvine, USA Email: [email protected] Jun-Jang Jeng IBM T.J. Watson
Parallel Processing over Mobile Ad Hoc Networks of Handheld Machines
Parallel Processing over Mobile Ad Hoc Networks of Handheld Machines Michael J Jipping Department of Computer Science Hope College Holland, MI 49423 [email protected] Gary Lewandowski Department of Mathematics
