5MD00. Assignment Introduction. Luc Waeijen
|
|
|
- Antony Ferguson
- 10 years ago
- Views:
Transcription
1 5MD00 Assignment Introduction Luc Waeijen
2 Contents EEG application Background on EEG Early Seizure Detection Algorithm Implementation Details Super Scalar Assignment Description Tooling (simple scalar & wattch) Multi Core Assignment Description Tooling (sniper sim, McPat & OpenMP)
3 Electroencephalography (EEG) Lets plug some wires into a brain!! 3
4 EEG Signals 4
5 Uses Research Determine functionality of brain Observe physical reaction to various stimuli Clinical Monitoring during operations Diagnosis and classification of epilepsy Prognosticate coma patients Test for brain damage Brain computer interface Paralyzed people Gaming 5
6 Uses Research Determine functionality of brain Observe physical reaction to various stimuli Clinical Monitoring during operations Diagnosis and classification of epilepsy Prognosticate coma patients Test for brain damage Can even predict seizures Brain computer interface before they occur! Paralyzed people Gaming 6
7 Early Seizure Detection 7
8 EEG devices are large and make you look like something from the matrix! 8
9 EEG devices are large and make you look like something from the matrix! Epilepsy patients cannot walk the streets like this! 9
10 EEG devices are large and make you look like something from the matrix! Social Stigma 10
11 But we are working on it! 11
12 Mobile EEG We are developing mobile EEG devices that can be implanted under the skin of the head. Result is practically invisible sensors, but with severe energy constraints! Early seizure detection has to be computed on nodes, cannot afford to transmit all data to off site processing unit 12
13 Mobile EEG We are developing mobile EEG devices that can be implanted under the skin of the head. This is where you guys come in! Result is practically invisible sensors, but with severe energy constraints! Early seizure detection has to be computed on nodes, cannot afford to transmit all data to off site processing unit 13
14 The Algorithm Analysis of EEG time signal using discrete wavelet transform over a time window (convolution of time series with a wavelet function) Mathematically a wavelet will correlate with the signal if the unknown signal contains information of similar frequency Conceptually similar to a Fourier transform (actually the Fourier transform is a special case of the wavelet transform) 14
15 Sliding Window 15
16 Mother Wavelet In this algorithm we use the Mexican hat mother wavelet: 16
17 Daughter Wavelets and Coefficients Mother wavelet is scaled (s) and shifted (tau) to generate daughter wavelets Can now calculate wavelet coefficients for different s and tau by convolution with daughter wavelet 17
18 Normalizing and selecting Max Normalized Wavelet Energy Select index of maximum, which is used as indicator value for a given time window (that particular scale and shift dominated the window) 18
19 Implementation Trick The convolution theorem states that under suitable conditions the Fourier transform of a convolution is the pointwise product of Fourier transforms ( Fast Fourier Transform can be implemented pretty efficiently, let's use that instead of convolution in time domain! 19
20 Discrete Wavelet Transform using the Fast Fourier Transform (FFT) Fourier-transformation input signal y(t) with FFT Generate Daughter Wavelet for chosen scaling factor s and FFT this wavelet Multiply FFT'd input and daughter wavelet (Multiplication in frequency domain is convolution in time domain!) Inverse FFT (ifft) gives Wavelet Coefficients for different shifts (tau) and chosen scaling s Back to step 2, until all discrete scaling values s are processed 20
21 Input data EEG signal sampled at 200 Hz Examine windows of 2 seconds Shift window with steps of 1 second Wavelet transform and measurements taken from: Non-parametric early seizure detection in an animal model of temporal lobe epilepsy - Sachin S. Talathi et al. 21
22 Electrically induced seizures in rats 22
23 Implementation You are given pure C-code Ported from MATLAB code provided with Sachin S. Talathi paper Function and variable names are not always very clear (taken directly from matlab code) Code is functional, but not at all optimized! 23
24 Call Graph DataLoader Utilities FFT wavebase Analysis Main (loop over windows) Compute Wavelet cwavelet Inverse FFT Generate output graph 24
25 Call Graph DataLoader Utilities FFT wavebase Analysis Main (loop over windows) Compute Wavelet cwavelet Inverse FFT Generate output graph Region of Interest 25
26 Questions about the application? 26
27 27
28 Single Core Assignment 28
29 Single Core Assignment Find the most suited super scalar architectures for the early seizure detection algorithm in terms of performance (CPI) and energy-delay-product (CPI*Energy/Cycle)*CPI. EDP Performance 29
30 Tools of the Trade Simple Scalar Super scalar simulator Designed for fast DSE at architecture level Used in many published papers Wattch Architecture level power estimation Complementary to simple scalar 30
31 31
32 32
33 33
34 34
35 35
36 Functional 36
37 Functional Performance Simulation (also provides functional, but much slower) 37
38 38
39 39
40 Functional Performance Simulation Fast, but low details Slow, but high details 40
41 41
42 42
43 How to use? To get started, follow the steps on the website: Once you can run the example, start exploring the design space! You can configure the processor in many ways, take a look at the tunable parameters at:
44 Make sure you understand all the parameters before tuning If there is a parameter you don't understand, check in the cheat-sheet what it stands for. If you do not know the technique/term, google it! There is no point in tuning parameters if you do not know what they do. 44
45 Tunable Parameters Branch prediction 45
46 46
47 47
48 48
49 Approach In your report we want to see why you chose certain configurations. Observe the performance Identify bottlenecks as good as possible Try to improve the bottlenecks and document in your report: What you observed What you tried and why you thought it would help The effect of the tuning (did it work? If not, why?) 49
50 Approach In your report we want to see why you chose certain configurations. Observe the performance Identify bottlenecks as good as possible Forand example sim-profile Try to improve the bottlenecks document in your report: What you observed What you tried and why you thought it would help The effect of the tuning (did it work? If not, why?) 50
51 51
52 Questions regarding the single core assignment? 52
53 53
54 Multi Core Assignment 54
55 Multi Core Assignment Map the early seizure detection onto a multi core x86 platform Minimize Energy-Delay-Area-Product (EDAP) Parallelize the code Tune the multi core platform (Memory, interconnect, number of cores) Optimize the given c-code (e.g. loop transformations to increase locality) Any other technique you can think of! 55
56 Tools of the Trade Sniper Sim 56
57 Tools of the Trade Sniper Sim 57
58 Tools of the Trade Sniper Sim Tool to analyze performance of multicore systems Cores themselves are modeled on a functional level Interconnect, memory and number of cores (i.e. the system level) can be configured and has performance models McPat Integrated Power, Area and Timing modeling framework Integrates with Sniper Sim toolflow OpenMP Framework to parallelize source for multicore platforms 58
59 59
60 60
61 61
62 62
63 63
64 64
65 McPat 65
66 How to Use Again, check the website to get started: preparation N.B. Download the application source again, since the makefile differs from the previous assignment! N.B. Extract the application source in the correct directory!! Sniper Sim uses relative paths in it's Makefiles!! (see guidelines page) For the tunable parameters, check the sniper-manual (in particular chapters 5 & 6). The website also explains how to extract the energy, delay and area metrics from the tools 66
67 Again, make sure you understand what you tune! Read the sniper sim manual to understand the configuration options. In general the options are a bit more high level, and probably easier to understand. Procedure (for report): Profile the application, identify bottlenecks Try to improve the mapping/system Document what you tried and what you were expecting Show the results. Did your solution work? If not, try to explain why. Try to obtain the minimum EDAP! 67
68 OpenMP 68
69 OpenMP N.B. OpenMP does not check (and certainly not prove) whether the specified parallelization is correct (or beneficial). When a piece of code is annotated, the compiler simply assumes that it is OK to parallelize it. Beware of race conditions! 69
70 Finally Please use the forums to ask your questions!! Use a topic title that captures your problem as accurately as possible (i.e. not 'code not working'). Before you ask, check if someone else had a similar issue. Perhaps the answer to your question is already there. Remember Google is your friend, it can typically provide answers much faster than the TAs If you want to talk to a TA, send us an to make an appointment. 70
71 Slides in this presentation were shamelessly copied from: 0Sniper%20ISCA%20Tutorial.pdf 471/06sp/hw/simpleScalar3.0guide.pdf al_v2.pdf al_v4.pdf 71
Final Year Project Progress Report. Frequency-Domain Adaptive Filtering. Myles Friel. Supervisor: Dr.Edward Jones
Final Year Project Progress Report Frequency-Domain Adaptive Filtering Myles Friel 01510401 Supervisor: Dr.Edward Jones Abstract The Final Year Project is an important part of the final year of the Electronic
Medical Image Processing on the GPU. Past, Present and Future. Anders Eklund, PhD Virginia Tech Carilion Research Institute [email protected].
Medical Image Processing on the GPU Past, Present and Future Anders Eklund, PhD Virginia Tech Carilion Research Institute [email protected] Outline Motivation why do we need GPUs? Past - how was GPU programming
DARPA, NSF-NGS/ITR,ACR,CPA,
Spiral Automating Library Development Markus Püschel and the Spiral team (only part shown) With: Srinivas Chellappa Frédéric de Mesmay Franz Franchetti Daniel McFarlin Yevgen Voronenko Electrical and Computer
MPI and Hybrid Programming Models. William Gropp www.cs.illinois.edu/~wgropp
MPI and Hybrid Programming Models William Gropp www.cs.illinois.edu/~wgropp 2 What is a Hybrid Model? Combination of several parallel programming models in the same program May be mixed in the same source
Convolution, Correlation, & Fourier Transforms. James R. Graham 10/25/2005
Convolution, Correlation, & Fourier Transforms James R. Graham 10/25/2005 Introduction A large class of signal processing techniques fall under the category of Fourier transform methods These methods fall
Functional Data Analysis of MALDI TOF Protein Spectra
Functional Data Analysis of MALDI TOF Protein Spectra Dean Billheimer [email protected]. Department of Biostatistics Vanderbilt University Vanderbilt Ingram Cancer Center FDA for MALDI TOF
Introduction to Cloud Computing
Introduction to Cloud Computing Parallel Processing I 15 319, spring 2010 7 th Lecture, Feb 2 nd Majd F. Sakr Lecture Motivation Concurrency and why? Different flavors of parallel computing Get the basic
APPM4720/5720: Fast algorithms for big data. Gunnar Martinsson The University of Colorado at Boulder
APPM4720/5720: Fast algorithms for big data Gunnar Martinsson The University of Colorado at Boulder Course objectives: The purpose of this course is to teach efficient algorithms for processing very large
W03 Analysis of DC Circuits. Yrd. Doç. Dr. Aytaç Gören
W03 Analysis of DC Circuits Yrd. Doç. Dr. Aytaç Gören ELK 2018 - Contents W01 Basic Concepts in Electronics W02 AC to DC Conversion W03 Analysis of DC Circuits (self and condenser) W04 Transistors and
Systolic Computing. Fundamentals
Systolic Computing Fundamentals Motivations for Systolic Processing PARALLEL ALGORITHMS WHICH MODEL OF COMPUTATION IS THE BETTER TO USE? HOW MUCH TIME WE EXPECT TO SAVE USING A PARALLEL ALGORITHM? HOW
Architectures and Platforms
Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation
A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM
ISTANBUL UNIVERSITY JOURNAL OF ELECTRICAL & ELECTRONICS ENGINEERING YEAR VOLUME NUMBER : 2009 : 9 : 1 (921-927) A DESIGN OF DSPIC BASED SIGNAL MONITORING AND PROCESSING SYSTEM Salih ARSLAN 1 Koray KÖSE
Architectures for Big Data Analytics A database perspective
Architectures for Big Data Analytics A database perspective Fernando Velez Director of Product Management Enterprise Information Management, SAP June 2013 Outline Big Data Analytics Requirements Spectrum
Image Compression through DCT and Huffman Coding Technique
International Journal of Current Engineering and Technology E-ISSN 2277 4106, P-ISSN 2347 5161 2015 INPRESSCO, All Rights Reserved Available at http://inpressco.com/category/ijcet Research Article Rahul
Assessing the Performance of OpenMP Programs on the Intel Xeon Phi
Assessing the Performance of OpenMP Programs on the Intel Xeon Phi Dirk Schmidl, Tim Cramer, Sandra Wienke, Christian Terboven, and Matthias S. Müller [email protected] Rechen- und Kommunikationszentrum
Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001
Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering
Abstract. Cycle Domain Simulator for Phase-Locked Loops
Abstract Cycle Domain Simulator for Phase-Locked Loops Norman James December 1999 As computers become faster and more complex, clock synthesis becomes critical. Due to the relatively slower bus clocks
Windows Server Performance Monitoring
Spot server problems before they are noticed The system s really slow today! How often have you heard that? Finding the solution isn t so easy. The obvious questions to ask are why is it running slowly
Laboratory 4: Feedback and Compensation
Laboratory 4: Feedback and Compensation To be performed during Week 9 (Oct. 20-24) and Week 10 (Oct. 27-31) Due Week 11 (Nov. 3-7) 1 Pre-Lab This Pre-Lab should be completed before attending your regular
Embedded Linux RADAR device
Embedded Linux Conference Europe 2012 (Barcelona - November 5-7) Embedded Linux RADAR device Taking advantage on Linaro tools and HTML5 AJAX real-time visualization Agustí FONTQUERNI GORCHS [email protected]
Quiz for Chapter 1 Computer Abstractions and Technology 3.10
Date: 3.10 Not all questions are of equal difficulty. Please review the entire quiz first and then budget your time carefully. Name: Course: Solutions in Red 1. [15 points] Consider two different implementations,
ANALYZER BASICS WHAT IS AN FFT SPECTRUM ANALYZER? 2-1
WHAT IS AN FFT SPECTRUM ANALYZER? ANALYZER BASICS The SR760 FFT Spectrum Analyzer takes a time varying input signal, like you would see on an oscilloscope trace, and computes its frequency spectrum. Fourier's
SGN-1158 Introduction to Signal Processing Test. Solutions
SGN-1158 Introduction to Signal Processing Test. Solutions 1. Convolve the function ( ) with itself and show that the Fourier transform of the result is the square of the Fourier transform of ( ). (Hints:
So today we shall continue our discussion on the search engines and web crawlers. (Refer Slide Time: 01:02)
Internet Technology Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No #39 Search Engines and Web Crawler :: Part 2 So today we
Short-time FFT, Multi-taper analysis & Filtering in SPM12
Short-time FFT, Multi-taper analysis & Filtering in SPM12 Computational Psychiatry Seminar, FS 2015 Daniel Renz, Translational Neuromodeling Unit, ETHZ & UZH 20.03.2015 Overview Refresher Short-time Fourier
Research on the UHF RFID Channel Coding Technology based on Simulink
Vol. 6, No. 7, 015 Research on the UHF RFID Channel Coding Technology based on Simulink Changzhi Wang Shanghai 0160, China Zhicai Shi* Shanghai 0160, China Dai Jian Shanghai 0160, China Li Meng Shanghai
Subgraph Patterns: Network Motifs and Graphlets. Pedro Ribeiro
Subgraph Patterns: Network Motifs and Graphlets Pedro Ribeiro Analyzing Complex Networks We have been talking about extracting information from networks Some possible tasks: General Patterns Ex: scale-free,
LabVIEW Day 1 Basics. Vern Lindberg. 1 The Look of LabVIEW
LabVIEW Day 1 Basics Vern Lindberg LabVIEW first shipped in 1986, with very basic objects in place. As it has grown (currently to Version 10.0) higher level objects such as Express VIs have entered, additional
Why Computers Are Getting Slower (and what we can do about it) Rik van Riel Sr. Software Engineer, Red Hat
Why Computers Are Getting Slower (and what we can do about it) Rik van Riel Sr. Software Engineer, Red Hat Why Computers Are Getting Slower The traditional approach better performance Why computers are
EE289 Lab Fall 2009. LAB 4. Ambient Noise Reduction. 1 Introduction. 2 Simulation in Matlab Simulink
EE289 Lab Fall 2009 LAB 4. Ambient Noise Reduction 1 Introduction Noise canceling devices reduce unwanted ambient noise (acoustic noise) by means of active noise control. Among these devices are noise-canceling
FFT Frequency Detection on the dspic
FFT Frequency Detection on the dspic by Jac Kersing Nov 2012 Abstract In this article Jac explains how he solved a practical challenge using powerful dspic devices and Fast Fourier Transform algorithms.
A Branch and Bound Algorithm for Solving the Binary Bi-level Linear Programming Problem
A Branch and Bound Algorithm for Solving the Binary Bi-level Linear Programming Problem John Karlof and Peter Hocking Mathematics and Statistics Department University of North Carolina Wilmington Wilmington,
Time Domain and Frequency Domain Techniques For Multi Shaker Time Waveform Replication
Time Domain and Frequency Domain Techniques For Multi Shaker Time Waveform Replication Thomas Reilly Data Physics Corporation 1741 Technology Drive, Suite 260 San Jose, CA 95110 (408) 216-8440 This paper
Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor
Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor Abstract This paper provides information about the NEWCARD connector and board design
The Visualization Pipeline
The Visualization Pipeline Conceptual perspective Implementation considerations Algorithms used in the visualization Structure of the visualization applications Contents The focus is on presenting the
Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University [email protected].
Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University [email protected] Review Computers in mid 50 s Hardware was expensive
Program Optimization for Multi-core Architectures
Program Optimization for Multi-core Architectures Sanjeev K Aggarwal ([email protected]) M Chaudhuri ([email protected]) R Moona ([email protected]) Department of Computer Science and Engineering, IIT Kanpur
Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur
Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur 2015 The MathWorks, Inc. 1 Model-Based Design Continuous Verification and Validation Requirements
A Lab Course on Computer Architecture
A Lab Course on Computer Architecture Pedro López José Duato Depto. de Informática de Sistemas y Computadores Facultad de Informática Universidad Politécnica de Valencia Camino de Vera s/n, 46071 - Valencia,
Network traffic: Scaling
Network traffic: Scaling 1 Ways of representing a time series Timeseries Timeseries: information in time domain 2 Ways of representing a time series Timeseries FFT Timeseries: information in time domain
Understanding the IEC61131-3 Programming Languages
profile Drive & Control Technical Article Understanding the IEC61131-3 Programming Languages It was about 120 years ago when Mark Twain used the phrase more than one way to skin a cat. In the world of
FPGA area allocation for parallel C applications
1 FPGA area allocation for parallel C applications Vlad-Mihai Sima, Elena Moscu Panainte, Koen Bertels Computer Engineering Faculty of Electrical Engineering, Mathematics and Computer Science Delft University
High-Level Synthesis for FPGA Designs
High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National
Computer Networks and Internets, 5e Chapter 6 Information Sources and Signals. Introduction
Computer Networks and Internets, 5e Chapter 6 Information Sources and Signals Modified from the lecture slides of Lami Kaya ([email protected]) for use CECS 474, Fall 2008. 2009 Pearson Education Inc., Upper
Scalability and Classifications
Scalability and Classifications 1 Types of Parallel Computers MIMD and SIMD classifications shared and distributed memory multicomputers distributed shared memory computers 2 Network Topologies static
. 1/ CHAPTER- 4 SIMULATION RESULTS & DISCUSSION CHAPTER 4 SIMULATION RESULTS & DISCUSSION 4.1: ANT COLONY OPTIMIZATION BASED ON ESTIMATION OF DISTRIBUTION ACS possesses
Linear Motion and Assembly Technologies Pneumatics Service. Understanding the IEC61131-3 Programming Languages
Electric Drives and Controls Hydraulics Linear Motion and Assembly Technologies Pneumatics Service profile Drive & Control Understanding the IEC61131-3 Programming Languages It was about 120 years ago
STUDY ON HARDWARE REALIZATION OF GPS SIGNAL FAST ACQUISITION
STUDY ON HARDWARE REALIZATION OF GPS SIGNAL FAST ACQUISITION Huang Lei Kou Yanhong Zhang Qishan School of Electronics and Information Engineering, Beihang University, Beijing, P. R. China, 100083 ABSTRACT
Runtime Hardware Reconfiguration using Machine Learning
Runtime Hardware Reconfiguration using Machine Learning Tanmay Gangwani University of Illinois, Urbana-Champaign [email protected] Abstract Tailoring the machine hardware to varying needs of the software
Non-Data Aided Carrier Offset Compensation for SDR Implementation
Non-Data Aided Carrier Offset Compensation for SDR Implementation Anders Riis Jensen 1, Niels Terp Kjeldgaard Jørgensen 1 Kim Laugesen 1, Yannick Le Moullec 1,2 1 Department of Electronic Systems, 2 Center
What s New in MATLAB and Simulink
What s New in MATLAB and Simulink Kevin Cohan Product Marketing, MATLAB Michael Carone Product Marketing, Simulink 2015 The MathWorks, Inc. 1 What was new for Simulink in R2012b? 2 What Was New for MATLAB
Fault Modeling. Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults. Transistor faults Summary
Fault Modeling Why model faults? Some real defects in VLSI and PCB Common fault models Stuck-at faults Single stuck-at faults Fault equivalence Fault dominance and checkpoint theorem Classes of stuck-at
REAL-TIME STREAMING ANALYTICS DATA IN, ACTION OUT
REAL-TIME STREAMING ANALYTICS DATA IN, ACTION OUT SPOT THE ODD ONE BEFORE IT IS OUT flexaware.net Streaming analytics: from data to action Do you need actionable insights from various data streams fast?
PyMTL and Pydgin Tutorial. Python Frameworks for Highly Productive Computer Architecture Research
PyMTL and Pydgin Tutorial Python Frameworks for Highly Productive Computer Architecture Research Derek Lockhart, Berkin Ilbeyi, Christopher Batten Computer Systems Laboratory School of Electrical and Computer
Neural Network Design in Cloud Computing
International Journal of Computer Trends and Technology- volume4issue2-2013 ABSTRACT: Neural Network Design in Cloud Computing B.Rajkumar #1,T.Gopikiran #2,S.Satyanarayana *3 #1,#2Department of Computer
Sequential Performance Analysis with Callgrind and KCachegrind
Sequential Performance Analysis with Callgrind and KCachegrind 4 th Parallel Tools Workshop, HLRS, Stuttgart, September 7/8, 2010 Josef Weidendorfer Lehrstuhl für Rechnertechnik und Rechnerorganisation
Real-Time Systems Prof. Dr. Rajib Mall Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur
Real-Time Systems Prof. Dr. Rajib Mall Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No. # 26 Real - Time POSIX. (Contd.) Ok Good morning, so let us get
Alternative Biometric as Method of Information Security of Healthcare Systems
Alternative Biometric as Method of Information Security of Healthcare Systems Ekaterina Andreeva Saint-Petersburg State University of Aerospace Instrumentation Saint-Petersburg, Russia [email protected]
How PLL Performances Affect Wireless Systems
May 2010 Issue: Tutorial Phase Locked Loop Systems Design for Wireless Infrastructure Applications Use of linear models of phase noise analysis in a closed loop to predict the baseline performance of various
Introduction to Engineering System Dynamics
CHAPTER 0 Introduction to Engineering System Dynamics 0.1 INTRODUCTION The objective of an engineering analysis of a dynamic system is prediction of its behaviour or performance. Real dynamic systems are
FOURIER TRANSFORM BASED SIMPLE CHORD ANALYSIS. UIUC Physics 193 POM
FOURIER TRANSFORM BASED SIMPLE CHORD ANALYSIS Fanbo Xiang UIUC Physics 193 POM Professor Steven M. Errede Fall 2014 1 Introduction Chords, an essential part of music, have long been analyzed. Different
OFDM, Mobile Software Development Framework
OFDM, Mobile Software Development Framework 9/27/2012 Y. Richard Yang 1 Admin. Homework 2 to be posted by Friday Start to think about project 2 Recap Inter-Symbol Interference (ISI) Handle band limit ISI
Spring 2011 Prof. Hyesoon Kim
Spring 2011 Prof. Hyesoon Kim Today, we will study typical patterns of parallel programming This is just one of the ways. Materials are based on a book by Timothy. Decompose Into tasks Original Problem
Graduate Co-op Students Information Manual. Department of Computer Science. Faculty of Science. University of Regina
Graduate Co-op Students Information Manual Department of Computer Science Faculty of Science University of Regina 2014 1 Table of Contents 1. Department Description..3 2. Program Requirements and Procedures
Energy Efficient MapReduce
Energy Efficient MapReduce Motivation: Energy consumption is an important aspect of datacenters efficiency, the total power consumption in the united states has doubled from 2000 to 2005, representing
Anomaly Detection in Predictive Maintenance
Anomaly Detection in Predictive Maintenance Anomaly Detection with Time Series Analysis Phil Winters Iris Adae Rosaria Silipo [email protected] [email protected] [email protected] Copyright
Multicore Parallel Computing with OpenMP
Multicore Parallel Computing with OpenMP Tan Chee Chiang (SVU/Academic Computing, Computer Centre) 1. OpenMP Programming The death of OpenMP was anticipated when cluster systems rapidly replaced large
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada [email protected] Micaela Serra
Java Bit Torrent Client
Java Bit Torrent Client Hemapani Perera, Eran Chinthaka {hperera, echintha}@cs.indiana.edu Computer Science Department Indiana University Introduction World-wide-web, WWW, is designed to access and download
Student Desktop@ Home
Student Desktop@ Home Full Off Campus Access to your Programs and Files Full Access to the University from Home You can access the University from any computer with an internet connection. This system
From Control Loops to Software
CNRS-VERIMAG Grenoble, France October 2006 Executive Summary Embedded systems realization of control systems by computers Computers are the major medium for realizing controllers There is a gap between
Accelerating Wordpress for Pagerank and Profit
Slide No. 1 Accelerating Wordpress for Pagerank and Profit Practical tips and tricks to increase the speed of your site, improve conversions and climb the search rankings By: Allan Jude November 2011 Vice
Big Data Processing and Analytics for Mouse Embryo Images
Big Data Processing and Analytics for Mouse Embryo Images liangxiu han Zheng xie, Richard Baldock The AGILE Project team FUNDS Research Group - Future Networks and Distributed Systems School of Computing,
Automated Software Testing of Memory Performance in Embedded GPUs. Sudipta Chattopadhyay, Petru Eles and Zebo Peng! Linköping University
Automated Software Testing of Memory Performance in Embedded GPUs Sudipta Chattopadhyay, Petru Eles and Zebo Peng! Linköping University 1 State-of-the-art in Detecting Performance Loss Input Program profiling
Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,
Parallel and Distributed Computing Programming Assignment 1
Parallel and Distributed Computing Programming Assignment 1 Due Monday, February 7 For programming assignment 1, you should write two C programs. One should provide an estimate of the performance of ping-pong
Map-Reduce for Machine Learning on Multicore
Map-Reduce for Machine Learning on Multicore Chu, et al. Problem The world is going multicore New computers - dual core to 12+-core Shift to more concurrent programming paradigms and languages Erlang,
Cell Phone Vibration Experiment
Objective Cell Phone Vibration Experiment Most cell phones are designed to vibrate. But at what frequency do they vibrate? With an accelerometer, data acquisition and signal analysis the vibration frequency
High Performance Computing. Course Notes 2007-2008. HPC Fundamentals
High Performance Computing Course Notes 2007-2008 2008 HPC Fundamentals Introduction What is High Performance Computing (HPC)? Difficult to define - it s a moving target. Later 1980s, a supercomputer performs
Chapter 07: Instruction Level Parallelism VLIW, Vector, Array and Multithreaded Processors. Lesson 05: Array Processors
Chapter 07: Instruction Level Parallelism VLIW, Vector, Array and Multithreaded Processors Lesson 05: Array Processors Objective To learn how the array processes in multiple pipelines 2 Array Processor
PowerPC Microprocessor Clock Modes
nc. Freescale Semiconductor AN1269 (Freescale Order Number) 1/96 Application Note PowerPC Microprocessor Clock Modes The PowerPC microprocessors offer customers numerous clocking options. An internal phase-lock
(!' ) "' # "*# "!(!' +,
( Controls Signal Processing Telecommunications Network and processor modeling and simulation http://www.mathworks.com/academia/classroom-resources/departments/electrical-computerengineering.html ( MATLAB
Computer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
COMPUTER SCIENCE AND ENGINEERING - Microprocessor Systems - Mitchell Aaron Thornton
MICROPROCESSOR SYSTEMS Mitchell Aaron Thornton, Department of Electrical and Computer Engineering, Mississippi State University, PO Box 9571, Mississippi State, MS, 39762-9571, United States. Keywords:
Using Power to Improve C Programming Education
Using Power to Improve C Programming Education Jonas Skeppstedt Department of Computer Science Lund University Lund, Sweden [email protected] jonasskeppstedt.net jonasskeppstedt.net [email protected]
Vehicle data acquisition using CAN By Henning Olsson, OptimumG [email protected]
Vehicle data acquisition using By Henning Olsson, OptimumG [email protected] Introduction: Data acquisition is one of the best tools to increase the understanding of vehicle behavior. One can
Monitoring Traffic manager
Monitoring Traffic manager eg Enterprise v6 Restricted Rights Legend The information contained in this document is confidential and subject to change without notice. No part of this document may be reproduced
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION
DIGITAL-TO-ANALOGUE AND ANALOGUE-TO-DIGITAL CONVERSION Introduction The outputs from sensors and communications receivers are analogue signals that have continuously varying amplitudes. In many systems
Web Analytics Understand your web visitors without web logs or page tags and keep all your data inside your firewall.
Web Analytics Understand your web visitors without web logs or page tags and keep all your data inside your firewall. 5401 Butler Street, Suite 200 Pittsburgh, PA 15201 +1 (412) 408 3167 www.metronomelabs.com
A Demonstration of a Robust Context Classification System (CCS) and its Context ToolChain (CTC)
A Demonstration of a Robust Context Classification System () and its Context ToolChain (CTC) Martin Berchtold, Henning Günther and Michael Beigl Institut für Betriebssysteme und Rechnerverbund Abstract.
ADVANCED APPLICATIONS OF ELECTRICAL ENGINEERING
Development of a Software Tool for Performance Evaluation of MIMO OFDM Alamouti using a didactical Approach as a Educational and Research support in Wireless Communications JOSE CORDOVA, REBECA ESTRADA
Load Balancing Using a Co-Simulation/Optimization/Control Approach. Petros Ioannou
Stopping Criteria Freight Transportation Network Network Data Network Simulation Models Network states Optimization: Minimum cost Route Load Balancing Using a Co-Simulation/Optimization/Control Approach
Designing and Building Applications for Extreme Scale Systems CS598 William Gropp www.cs.illinois.edu/~wgropp
Designing and Building Applications for Extreme Scale Systems CS598 William Gropp www.cs.illinois.edu/~wgropp Welcome! Who am I? William (Bill) Gropp Professor of Computer Science One of the Creators of
P300 Spelling Device with g.usbamp and Simulink V3.12.03. Copyright 2012 g.tec medical engineering GmbH
g.tec medical engineering GmbH 4521 Schiedlberg, Sierningstrasse 14, Austria Tel.: (43)-7251-22240-0 Fax: (43)-7251-22240-39 [email protected], http://www.gtec.at P300 Spelling Device with g.usbamp and Simulink
Operation Count; Numerical Linear Algebra
10 Operation Count; Numerical Linear Algebra 10.1 Introduction Many computations are limited simply by the sheer number of required additions, multiplications, or function evaluations. If floating-point
Structural Health Monitoring Tools (SHMTools)
Structural Health Monitoring Tools (SHMTools) Parameter Specifications LANL/UCSD Engineering Institute LA-CC-14-046 c Copyright 2014, Los Alamos National Security, LLC All rights reserved. May 30, 2014
Designing a Schematic and Layout in PCB Artist
Designing a Schematic and Layout in PCB Artist Application Note Max Cooper March 28 th, 2014 ECE 480 Abstract PCB Artist is a free software package that allows users to design and layout a printed circuit
