A New Manufacturing Process for High Volume Production of Ceramic Column Grid Array Modules
|
|
- Noah Lyons
- 8 years ago
- Views:
Transcription
1 A New Manufacturing Process for High Volume Production of Ceramic Column Grid Array Modules Louis Achard and Isabel DeSousa MLC B/A Engineering IBM Canada 23, Airport Boulevard Bromont, Quebec Canada J2L 1A3 Phone: /6601 Fax: /7171 s: and Abstract Ceramic column grid array modules have been gaining popularity for electronic packaging of high performance asics with over 625 I/Os. To support this growing demand, a new assembly line had to be developed, providing not only high capacity, but also competitive costs and a level of quality suitable for high-end applications. This paper describes how the various aspects of the new assembly line, based on a new column attach process (CLASP), were developed and optimized. More specifically, the paper will describe the use of multi-up processing, a combination of customized tools and standard surface mount equipment, the integration of a semi-aqueous flux cleaning process, automated column planarization, and finally the development of automated column inspection technology. The concepts and processes were developed for both 1.27mm and 1.00mm pitch products on ceramic carriers up to 2600 I/Os. Key words: Ceramic Column Grid Array, Automation, Flip Chip Carriers, and Surface Mount Technology. 87 mils. The columns can be molded onto the ceramic (cast process) or soldered to the I/O pads with eutectic filets or ternary alloy (Pb/Sn/Pd). Figure 1 shows the column array of the final module assembly. 1. Introduction Ceramic Column Grid Array (CCGA) packages have proven to be very reliable high I/O count modules, with up to 2600 I/Os on a 52.5 mm ceramic. These packages offer several advantages, namely, high-density interconnection, compatibility with SMT assembly, superior thermal and electrical performance. CCGAs are offered in a variety of dimensions covering the JEDEC specifications in 1.27 mm and 1 mm pitch. CCGA packages are interconnected to circuit boards through an array of 10/90 solder columns with standard lengths of 50 or Figure mm pitch CCGA array. International Microelectronics And Packaging Society 451
2 Intl. Journal of Microcircuits and Electronic Packaging Until recently, manufacturing of these components had been a manual and relatively low volume process (cast process). This process requires a high temperature reflow (above 300 C), and therefore needs to happen before other bond and assembly (B/A) operations. It requires electrical testing to be performed with probing on the columns. This is not desirable from a cost/quality standpoint, since columns are exposed to damage during subsequent operations, and testing on columns is more expensive than testing on substrate I/O pads. Cast column replacement is also an expensive and low yield process. Finally, this type of process has problems typically associated with manual operations, such as ergonomic issues, high cost, and low capacity. developments of this process, the metallurgy of the column structure, its performance and reliability, as well as the card rework process are described in detail in References 1,2. The structure of the column and joint can be seen in Figure 2. The main features of the clasp joint are as follows, The formation of Pd-Sn intermetallics, with a melting point of 280 C, ensuring that most columns will remain on the module after card rework. Possibility of column / joint removal by adapting a conventional cbga rework process. This is an advantage to card assemblers who can have mis-processed or damaged parts reworked with the same column structure. 2. Objectives When IBM examined possible options to implement a high capacity manufacturing operation, the following objectives had to be achieved, namely; Competitive cost, Minimum column handling / damage, Possibility to perform electrical testing before attaching columns, Maximum throughput, Minimum technological risk, Flexibility to run different form factors with minimum setup costs, Environmentally friendly, Quick and easy module re-columning, Compatibility with second level processes. Figure 2. Cast and clasp column structures. The process flow through the assembly line can be seen in Figure 3. Although a standard paste process was chosen for column attach with the ternary Sn/Pb/Pd alloy, considerable work was required to develop a method to apply paste between the column and the substrate. 3. Strategy One of the main conditions to achieve these goals was to implement a low temperature process. This was required to bring column attach at the very end of the module B/A process, allowing electrical testing to be carried out before column attach, and minimizing handling of the finished modules before shipping to customers. The low temperature process would also allow easy removal of the columns by re-melting the solder joint in a conventional rework process. The main challenge for this low temperature process, however, was to provide a column solder joint which could allow removal of a module from a card without leaving many columns on the card site, unlike a conventional eutectic tin-lead solder joint. This led to the development of a new process called CLASP (Column Last Solder Attach Process), based on a Pd doped eutectic solder, to attach columns to the ceramic substrate. The 452 Figure 3. CLASP process flow. International Microelectronics And Packaging Society
3 In order to achieve high throughput and minimize set-up costs, a decision was then made to adopt multi-up processing on universal carriers. These carriers, which come in 1.27 mm and Line Description mm formats, enable the loading of up to 12,000 columns through masks specifically made for every ceramic size. The attachment The complete assembly line was installed in a class 10k clean process is then carried out on up to 16 parts at a time, depending room. Although a much cleaner standard than typically found at on substrate size. card assembly sites, it was felt necessary to ensure the highest The third part of the strategy was to adopt a tool set as close as degree of cleanliness for maximum yield and a sure way to be possible to industry standards, in order to minimize technological risk and tool customization costs. As can be seen in Figure 4, Column loading is achieved by semi-automatic vibratory tools. extendable to the much finer pitches of the packaging roadmaps. most of the assembly line is based on standard SMT tools, with A combination of vibration and proper rocking motions results added customization for column loading, extraction, column shaving, and inspection. minutes. Once loaded, the multi-up carrier is inspected for miss- in loading 5,000 to 12,000 columns in a cycle time of a few ing columns by a vision system. Paste application and carrier positioning are then performed with the multi-up carrier and a standard Pick & Place tool. Sintered ceramics have some level of distortion (as a result of shrinkage); the P&P algorithm ensures that all columns fit within the I/ O pad before reflow. Paste inspection is performed by a laser scanner for criteria of paste volume, position of deposit, and bridging. This is a key process control step, as is well known in the SMT world. The tool was chosen for its ability to inspect 100% of the sites and match the base speed of the line. Paste is then reflowed in a forced convection furnace in N 2 atmosphere. The main benefit of the forced convection technology (versus conventional furnaces) is the ability to change profiles quickly and fit a range of different products in single profiles. These furnaces are also quite insensitive to loading, and do not require loading of dummy carriers for thermal mass stability. Extraction is achieved by pushing the ceramic substrate out of the multi-up carrier by means of extractor pins. The more challenging aspect of this tool is to gang-pick and precisely align ceramics in cleaning tray pockets. To prevent compatibility issues with second level attach, it was decided to avoid no-clean fluxes for column attach. It appeared impossible to guarantee compatibility between a no-clean Figure 4. Assembly line tool set. flux residue and all potential card attach chemistries. The last but perhaps most important feature of the assembly Cleaning of the rosin flux residue is carried out in a semiaqueous process, using a biodegradable hydrocarbon solvent and line is the automated inspection of the modules for column position. CCGAs can be damaged by handling and it is never possible to rely on humans to accurately insert modules in shipping very low levels of residue / ionics on the modules. Its implemen- DI water. This process was chosen for its robustness in ensuring trays without risking column damage. Only automated pick and tation in an in-line cleaner provided the capacity to clean both place tools with proper vision alignment can provide this. A modules and carriers simultaneously, with the convenience of customized vision inspection system was thus integrated into a short process time and large capacity typical of in-line cleaners. P&P platform specifically chosen for its ability to precisely position CCGA modules in JEDEC trays. It was decided that no tachment process and already have an acceptable co-planarity, Although columns are held in place precisely during the at- product would be shipped to a customer without having previously been inspected on one of these tools. tight co-planarity, well within the 150 microns industry stan- shaving the final assembly in a precision die provides extremely dard. It also provides a uniform reflectivity to the tips of the columns, an important aspect for vision systems of the P&P tools used to place CCGAs on cards. The last tool of the assembly line is the automated inspection system. The requirements for this tool were the ability to handle parts precisely from tray to tray and to inspect each column for International Microelectronics And Packaging Society 453
4 Intl. Journal of Microcircuits and Electronic Packaging position with respect to the best fit of the column grid at high speed. Such a vision system, which did not exist on the market, had to be custom built and integrated into the P&P chosen for parts handling. This type of measurement is very sensitive to column tip illumination and parasitic reflections. Finding the true center of the columns was the key challenge for this tool. 5. Process Challenges and Issues Paste processes have certain limitations, which had to be taken into account while implementing and optimizing the CLASP process. Controlling the solder joint volume on a large number of I/Os and optimizing fillet shape were important steps to achieve high reliability module interconnexions. Controlling the voiding level of the ternary alloy paste has also driven optimization work, resulting in unique reflow profiles. The incoming quality of materials also has a significant impact on the defect level of the finished product. Solder segments, in particular, need to meet a quality level in excess of 6 sigma, simply due to the quantity of columns per module. IBM had to work closely with its suppliers to develop this level of quality in the wire forming and cutting processes, which until then did not exist in the industry. Solder column quality was a key in controlling factors such as solder wicking, column surface defects, notches, voids, among other factors. Product specifications for these defects are particularily stringent. For example, any notch or void beyond 0.13mm is considered rejectable. The next challenge was to control the uniformity of solder paste deposits. In this case, the key factors were the precision of the multi-up carriers, a tight control of the dimensions of the solder segments, and the use of automated paste inspection equipment. It was also found that paste rheology had to be controlled within tighter limits than SMT standards. Contamination by fibers or particles was found to be a minor contributor to yield losses; this is attributed to the clean room environment. The choice of multi-up carriers proved to be fine for throughput and productivity, but came at the expense of cost (machining over 10,000 holes), fragility (higher probability of damaging one of the carrier holes), and the difficulty of cleaning. Special magazines and rigorous handling were necessary to compensate for these drawbacks. Carriers have to be handled during some cleaning steps and column loading; the ultimate goal remains to have a completely automated closed loop where carriers would only travel on edge belt materiel handling systems. Another aspect, which has driven a significant design effort, is the column shave operation. Previous techniques to cut lead columns required lubrication, but the integration of this process in a pick and place tool after the flux cleaning process required the design of a dry process. This was achieved with the proper selection of blade material and the optimization of die and knife. 6. Card Attach Considerations Assembly of CCGAs on cards had been a difficult process in the past, and the introduction of the CLASP process was an opportunity to improve on some of these aspects. The first issue was with module alignment on the pick and place tools. Major customers wanted a robust way to align parts from the position of the tips of the columns (as opposed to the body of the ceramic, a method still widely used) especially on the fine pitch (1mm) modules. IBM worked with some of the major placement equipment suppliers to develop an illumination system specifically for CCGAs. These systems allow finding all of the column positions on the module and performing a best fit to the card pads, for optimal yield at card assembly. The performance of these vision systems (as well as those of any placement equipment) was also improved by the more uniform reflectivity of the new dry shaved surface of the column tips. The machine vision inspection of all columns carried out by IBM before shipping ensures that no column irregularity will affect pick and place vision systems. Preserving column integrity before card attach was the next challenge. In the early days, CCGAs were packaged in JEDEC format trays with a pattern of ribs holding the underside of the ceramic between rows of columns. This type of packaging was acceptable for automatic handlers, but manual handling in and out of trays often resulted in bent columns. A new type of CCGA carrier, with holes to protect individual columns was therefore designed to alleviate this problem, as can be seen in Figure 5. This design, however, could not be readily manufactured, since available molding process and materials would not work for such fine features. A collaborative effort between IBM and a molding supplier was undertaken to push the limit of the technology; it succeeded in producing the new tray after over a year of development. With the new tray, the level of bent columns due to handling at card assembly was drastically reduced. Figure 5. CCGA in shipping tray. 454 International Microelectronics And Packaging Society
5 Column tilt also became a concern for CCGA customers, especially those using the ceramic to align CCGAs on cards. Column tilt is inherent to the attachment process and does not affect module reliability, as long as it is below 11 degree after card attach. When CLASP was initially introduced, the average column tilt was 4.5 degree. It was recently reduced to 2.5 degree by modifying the shaving tool design. This will contribute to additional placement accuracy and reduced tilt after card attach. The final card attach issue was card rework. As discussed in Reference 1, card rework had to be optimized for the new CLASP structure, using a specific type of hot gas rework tool and following a recommended procedure documented by IBM 3,4. Any module damaged at card assembly, from handling or as a result of card rework, can be returned to IBM for quick re-columning, at a fraction of the cost of a new module. The rework process can accept modules with columns at any level of damage. References 1. S. Ray, M. Interrante, L. Achard, M. Cole, and I. De Sousa, et al., Clasp Ceramic Grid Array Technology for Flip Chip Carriers, Proceedings of Semicon West 99, San Jose, California, pp. F1-F7, July S. Ray, M. Cole, and L. Goldman, et al., Clasp Ceramic Column Grid Array Technology and Line Qualification Report, IBM Internal Report, pg. 3, March C. Milkovich and L. Jimarez, Ceramic Column Grid Array Assembly and Rework, IBM P/N APD-SCC-201.0, pp , March C. Milkovich and J. Nash, 1mm CCGA Assembly and Rework Development & T1 Hardware build, IBM Technical Report, pp. 2-4, April Conclusion This high volume integrated new CCGA manufacturing process has been in operation for over a year now, and has produced nearly 2 million modules. The original objectives were largely met and the project is now in the cost reduction phase of the technology cycle. Both IBM and card assemblers have acquired an expertise that makes CCGAs a well understood and accepted technology for high performance electronic packaging. Expansion of the assembly line has since been undertaken, as forecasts predict a strong growth in demand for CCGA modules in the short and long term. The basic and flexible design of the line will be the starting point for the introduction of lead-free CLASP and future generations of product such as 0.8mm pitch products, and form factors beyond the current maximum size of 52 mm x 52 mm. I/O counts will probably reach over 3000 within the next 3 years. About the authors Louis Achard is currently Staff Engineer at the IBM microelectronics packaging facility in Bromont, Canada. He received a B.Eng. Degree and a M. Eng. Degree from McGill University in Mechanical Engineering. He joined IBM in 1985, and has since then been involved in various aspects of manufacturing technologies for microelectronic packaging and substrate manufacturing. He has been responsible for ceramic column attach technology for the last four years. Isabel De Sousa is also Staff Engineer at IBM in Bromont. She has an Engineering Degree in Physics and M.Sc.A Degree in Materials from Ecole Polytechnique de Montreal. She has worked for IBM Canada for ten years, and is process engineer for the column technology since Acknowledgments The authors wish to acknowledge the contributions of J. Dankelman and S. Dussault during the initial study of the line concept, G. Mercier and Y. Ferland for the design of key tools, M. Martel and M. Côté for the development of the cleaning process, M. Bonneville for developing automated inspection., M. Robert for developing shipping trays, and finally J. Dery for valuable input. International Microelectronics And Packaging Society 455
BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com
BGA - Ball Grid Array Inspection Workshop Bob Willis leadfreesoldering.com Mixed Technology Assembly Processes Adhesive Dispensing Component Placement Adhesive Curing Turn Boar Over Conventional Insertion
More informationReballing Rework Bright New Future
Reballing Rework Bright New Future Components are continuing to evolve. One of those evolutions is the Ball Grid Array or BGA. Add in the advent of the RoHS and WEEE directives and rework of the BGA is
More informationFlip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
More informationA and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058
A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058 "When Quality Counts, Choose A&M Electronics" SMT, BGA, & Through
More informationSolder Reflow Guide for Surface Mount Devices
June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
More informationSOLDER CHARGE SMT: THE DESIGN AND VALIDATION OF NEW SOLDER ATTACH TECHNOLOGIES
SOLDER CHARGE SMT: THE DESIGN AND VALIDATION OF NEW SOLDER ATTACH TECHNOLOGIES Jim Hines 1, Kirk Peloza 2, Adam Stanczak 3, David Geiger 4 1 Molex Lisle, IL, USA 2 Molex Lisle, IL, USA 3 Molex Lisle, IL,
More informationAssembly of LPCC Packages AN-0001
Assembly of LPCC Packages AN-0001 Surface Mount Assembly and Handling of ANADIGICS LPCC Packages 1.0 Overview ANADIGICS power amplifiers are typically packaged in a Leadless Plastic Chip Carrier (LPCC)
More informationPCB inspection is more important today than ever before!
PCB inspection is more important today than ever before! Industry experts continue to stress the need to inspect hidden solder joints! Figure 1. The BGA package has not been placed into the paste deposit.
More informationRoHS-Compliant Through-Hole VI Chip Soldering Recommendations
APPLICATION NOTE AN:017 RoHS-Compliant Through-Hole VI Chip Soldering Recommendations Ankur Patel Associate Product Line Engineer Contents Page Introduction 1 Wave Soldering 1 Hand Soldering 4 Pin/Lead
More informationGood Boards = Results
Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.
More informationPCB Quality Inspection. Student Manual
PCB Quality Inspection Student Manual Unit 2: Inspection Overview Section 2.1: Purpose of Inspection What Is The Purpose of Inspection? There are 2 reasons why Inspection is performed: o To verify the
More informationCustomer Service Note Lead Frame Package User Guidelines
Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design
More informationPreface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
More informationBob Willis leadfreesoldering.com
Assembly of Flexible Circuits with Lead-Free Solder Alloy Bob Willis leadfreesoldering.com Introduction to Lead-Free Assembly Video Clips Component www.bobwillis.co.uk/lead/videos/components.rm Printed
More informationBall Grid Array (BGA) Technology
Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere
More informationInvesting in the Air Products Market
Expertise, technology, and gases: A total solution for the global electronics packaging, assembly and test industry Our objective is simple we use our 20+ years of global experience to deliver the expertise,
More informationAND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE
Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages Prepared by: Denise Thienpont, Steve St. Germain ON Semiconductor APPLICATION NOTE Introduction ON Semiconductor has introduced an expanded
More informationInvestigation of Components Attachment onto Low Temperature Flex Circuit
Investigation of Components Attachment onto Low Temperature Flex Circuit July 2013 Q. Chu, N. Ghalib, H. Ly Agenda Introduction to MIRA Initiative MIRA Manufacturing Platforms Areas of Development Multiphase
More informationFigure 1 (end) Application Specification 114 13088 provides application requirements for MICTOR Right Angle Connectors for SMT PC Board Applications
This specification covers requirements for application of MICTOR Vertical Board to Board Plugs and Receptacles designed for pc boards. The connectors have an in row contact spacing on 0.64 [.025] centerlines.
More informationMolded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
More informationLeaded Surface Mount Technology (SMT) 7
Leaded Surface Mount Technology (SMT) 7 7.1 Introduction Traditional through-hole Dual In-Line Package assemblies reached their limits in terms of improvements in cost, weight, volume, and reliability
More information17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie
17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie 1. Introduction Lead is the toxic heavy metal which is
More informationCASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES
CASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES By William E. Coleman Ph.D., Photo Stencil and Travis Tanner, Plexus Manufacturing Solutions When you have a gold Kovar
More informationMuAnalysis. Printed Circuit Board Reliability and Integrity Characterization Using MAJIC. M. Simard-Normandin MuAnalysis Inc. Ottawa, ON, Canada
Printed Circuit Board Reliability and Integrity Characterization Using MAJIC M. Simard-Normandin Inc. Ottawa, ON, Canada Abstract The recent need to develop lead-free electrical and electronic products
More informationEdition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon Technologies AG All Rights Reserved.
Recommendations for Printed Circuit Board Assembly of Infineon Laminate Packages Additional Information DS1 2012-03 Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon
More informationSURFACE FINISHING FOR PRINTED CIRCUIT BOARDS
SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS In a world of ever-increasing electronic component complexity and pin count requirements for component packaging, focus is once again on the age-old question
More informationPCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
More informationWafer Level Testing Challenges for Flip Chip and Wafer Level Packages
Wafer Level Testing Challenges for Flip Chip and Wafer Level Packages by Lim Kok Hwa and Andy Chee STATS ChipPAC Ltd. 5 Yishun Street 23, Singapore 768442 kokhwa.lim@statschippac.com; kenghwee.chee@statschippac.com
More informationVECTORAL IMAGING THE NEW DIRECTION IN AUTOMATED OPTICAL INSPECTION
VECTORAL IMAGING THE NEW DIRECTION IN AUTOMATED OPTICAL INSPECTION Mark J. Norris Vision Inspection Technology, LLC Haverhill, MA mnorris@vitechnology.com ABSTRACT Traditional methods of identifying and
More informationRecommended Soldering Techniques for ATC 500 Series Capacitors
Recommended Soldering Techniques for ATC 500 Series Capacitors ATC# 001-884 Rev. D; 10/05 1.0. SCOPE. The following procedures have been successful in soldering ATC500 series capacitors to both soft and
More informationAuditing Contract Manufacturing Processes
Auditing Contract Manufacturing Processes Greg Caswell and Cheryl Tulkoff Introduction DfR has investigated multiple situations where an OEM is experiencing quality issues. In some cases, the problem occurs
More informationWhat is surface mount?
A way of attaching electronic components to a printed circuit board The solder joint forms the mechanical and electrical connection What is surface mount? Bonding of the solder joint is to the surface
More informationTN0991 Technical note
Technical note Description of WLCSP for STMicroelectronics EEPROMs and recommendations for use Introduction This document describes the 5 and 8-bump WLCSPs (wafer level chip size package) used for STMicroelectronics
More informationSuggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages
APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern
More information3D Deformation Measurement with Akrometrix TherMoiré and Digital Fringe Projection
3D Deformation Measurement with Akrometrix TherMoiré and Digital Fringe Projection ABOUT AKROMETRIX Company Overview Akrometrix mission is to lead the industry in non-contact surface measurement tools.
More informationLead-free Defects in Reflow Soldering
Lead-free Defects in Reflow Soldering Author: Peter Biocca, Senior Development Engineer, Kester, Des Plaines, Illinois. Telephone 972.390.1197; email pbiocca@kester.com February 15 th, 2005 Lead-free Defects
More informationApplication Note AN-1080. DirectFET Technology Inspection Application Note
Application Note AN-1080 DirectFET Technology Inspection Application Note Table of Contents Page Inspection techniques... 3 Examples of good assembly... 3 Summary of rejection criteria... 4 Types of faults...
More informationJOHANSON DIELECTRICS INC. 15191 Bledsoe Street, Sylmar, Ca. 91342 Phone (818) 364-9800 Fax (818) 364-6100
Arc Season and Board Design Observations John Maxwell, Director of Product Development, Johanson Dielectrics Inc. Enrique Lemus, Quality Engineer, Johanson Dielectrics Inc. This years arcing season is
More informationWave Soldering Problems
Wave Soldering Problems What is a good joint? The main function of the solder is to make electrical interconnection, but there is a mechanical aspect: even where parts have been clinched or glued in position,
More informationHOT BAR REFLOW SOLDERING FUNDAMENTALS. A high quality Selective Soldering Technology
HOT BAR REFLOW SOLDERING FUNDAMENTALS A high quality Selective Soldering Technology Content 1. Hot Bar Reflow Soldering Introduction 2. Application Range 3. Process Descriptions > Flex to PCB > Wire to
More informationApplication Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies
Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies Table of Contents Page Method...2 Thermal characteristics of SMDs...2 Adhesives...4 Solder pastes...4 Reflow profiles...4 Rework...6
More informationFigure 1 (end) Updated document to corporate requirements Added text to Paragraph 2.4
This specification covers the requirements for application of ELCON Drawer Series Connectors: True Hot Plug, Blind Mating Mixed Signal and Power Connectors. These connectors are designed for use in pluggable
More information3D Electroform Stencils for Two Level PCB
3D Electroform Stencils for Two Level PCB Rachel Miller-Short, VP Global Sales Photo Stencil Bill Coleman Photo Stencil Dudi Amir Intel Joe Perault Parmi Abstract The requirements for two-level PCB with
More informationRework stations: Meeting the challenges of lead-free solders
Rework stations: Meeting the challenges of lead-free solders Market forces, particularly legislation against the use of lead in electronics, have driven electronics manufacturers towards lead-free solders
More information1.Introduction. Introduction. Most of slides come from Semiconductor Manufacturing Technology by Michael Quirk and Julian Serda.
.Introduction If the automobile had followed the same development cycle as the computer, a Rolls- Royce would today cost $00, get one million miles to the gallon and explode once a year Most of slides
More informationpb tec solutions GmbH, Max-Planck-Str. 11, 63755 Alzenau (Germany) Tel.: +49 6023 94771 0 Fax: +49 6023 94771 29 www.pbtecsolutions.
pb tec solutions GmbH, Max-Planck-Str. 11, 63755 Alzenau (Germany) Tel.: +49 6023 94771 0 Fax: +49 6023 94771 29 www.pbtecsolutions.de info@pbtecsolutions.de Model Description AOI systems MV-3 MV-6E/EM
More informationCopyright 2008 IEEE. Reprinted from ECTC2008 Proceedings.
Copyright 2008 IEEE. Reprinted from ECTC2008 Proceedings. This material is posted here with permission of the IEEE. Such permission of the IEEE does not in any way imply IEEE endorsement of any of Amkor
More informationHow do you create a RoHS Compliancy-Lead-free Roadmap?
How do you create a RoHS Compliancy-Lead-free Roadmap? When a company begins the transition to lead-free it impacts the whole organization. The cost of transition will vary and depends on the number of
More information8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages
Atmel AVR211: Wafer Level Chip Scale Packages Features Allows integration using the smallest possible form factor Packaged devices are practically the same size as the die Small footprint and package height
More informationLead Free Wave Soldering
China - Korea - Singapore- Malaysia - USA - Netherlands - Germany WAVE SELECTIVE REFLOW SOLDERING SOLDERING SOLDERING Lead Free Wave Soldering Ursula Marquez October 18, 23 Wave Soldering Roadmap Parameter
More informationROBOTIC PRINTED CIRCUIT BOARD ASSEMBLY LINE
ROBOTIC PRINTED CIRCUIT BOARD ASSEMBLY LINE MET 415 By Martin Houlroyd 03/29/14 DEPARTMENT MAP 1. BARE PCBS 2. SOLDER PASTE 3. IC ASSEMBLY 4. REFLOW SOLDERING 5. AQUEOUS CLEANING 6. VISUAL INSPECTION 7.
More informationDETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY
DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY Pavel Řihák Doctoral Degree Programme (2), FEEC BUT E-mail: xrihak02@stud.feec.vutbr.cz Supervised by: Ivan Szendiuch E-mail: szend@feec.vutbr.cz
More informationWire Bonding A Closer Look
ISTFA'91: The 17th International Symposium for Testing & Failure Analysis, Los Angeles, California, USA / 11-15 November 1991 Wire Bonding A Closer Look G. E. Servais and S.D. Brandenburg Delco Electronics
More informationPIN IN PASTE APPLICATION NOTE. www.littelfuse.com
PIN IN PASTE APPLICATION NOTE 042106 technical expertise and application leadership, we proudly introduce the INTRODUCTION The Pin in Paste method, also called through-hole reflow technology, has become
More informationUltraprint 2000 HiE. Ultraprint 2000 HiE Features MODULAR DESIGN ENSURES SUPERIOR ADAPTABILITY
Ultraprint 2000 HiE Since its introduction, the Ultraprint 2000 HiE has become the industry choice for high performance, reliable automated stencil printing. A key factor in its immediate worldwide acceptance
More informationCopper Ball Bonding, An Evolving Process Technology
Copper Ball Bonding, An Evolving Process Technology Timothy W. Ellis, Ph. D, Director, Corporate R&D Phone 215-784-5121, fax 215-784-6402, email: tellis@kns.com Lee Levine, Principal Engineer Phone 215-784-6036,
More informationDVD-111C Advanced Hand Soldering Techniques
DVD-111C Advanced Hand Soldering Techniques Below is a copy of the narration for DVD-111C. The contents for this script were developed by a review group of industry experts and were based on the best available
More informationMounting Instructions for SP4 Power Modules
Mounting Instructions for SP4 Power Modules Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction: This application note gives the
More informationHand Soldering Basics
Technical Note Hand Soldering Basics Table of Contents Abstract...1 Process Control...1 Tip Selection...2 Temperature Selection...3 Flux Selection...4 Soldering Techniques...5 Soldering Iron Tip Plating
More informationLead-free Hand-soldering Ending the Nightmares
Lead-free Hand-soldering Ending the Nightmares Most issues during the transition seem to be with Hand-soldering As companies transition over to lead-free assembly a certain amount of hand-soldering will
More informationPrinted Circuits. Danilo Manstretta. microlab.unipv.it/ danilo.manstretta@unipv.it. AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica
Lezioni di Tecnologie e Materiali per l Elettronica Printed Circuits Danilo Manstretta microlab.unipv.it/ danilo.manstretta@unipv.it Printed Circuits Printed Circuits Materials Technological steps Production
More informationAdapters - Overview. Quick-Turn Solutions for IC Supply Issues
Adapters - Overview BGA to BGA Adapter BGA to PGA BGA to QFP BGA to BGA QFP to BGA SMT to DIP SMT to SMT PGA to PGA BGA to QFP Adapter with VR using FlexFrame Interconnect TSOP Adapter Packaged Die to
More informationElectronic component assembly
Electronic component assembly itrogen is commonly used to provide a suitable atmosphere for complex fine pitch assembly in electronic printed circuit board, hard disk and semiconductor manufacture where
More informationChoosing a Stencil. By William E. Coleman, Ph.D. and Michael R. Burgess
Choosing a Stencil Is a stencil a commodity or a precision tool? A commodity is something that can be purchased from many suppliers, with the expectation that the performance will be the same. A precision
More informationSurface Mount LEDs - Applications Application Note
Surface Mount LEDs - Applications Application Note Introduction SMT Replaces Through Hole Technology The use of SMT-TOPLED varies greatly from the use of traditional through hole LEDs. Historically through
More informationSelective Soldering Defects and How to Prevent Them
Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering
More informationAccelerometer and Gyroscope Design Guidelines
Application Note Accelerometer and Gyroscope Design Guidelines PURPOSE AND SCOPE This document provides high-level placement and layout guidelines for InvenSense MotionTracking devices. Every sensor has
More informationPart Design and Process Guidelines
Part Design and Process Guidelines For Pulse Heated Reflow Soldering of Flexible Circuits to Printed Circuit Boards INTRODUCTION This report will cover the process definition and components used in the
More informationMetal Injection Molded Parts
Metal Injection Molded Parts Metal Injection Molding (MIM) is a powder metallurgy process. he difference between MIM and conventional powder metallurgy is that in MIM, metal powder along with binders is
More informationNetShape - MIM. Metal Injection Molding Design Guide. NetShape Technologies - MIM Phone: 440-248-5456 31005 Solon Road FAX: 440-248-5807
Metal Injection Molding Design Guide NetShape Technologies - MIM Phone: 440-248-5456 31005 Solon Road FAX: 440-248-5807 Solon, OH 44139 solutions@netshapetech.com 1 Frequently Asked Questions Page What
More information1mm Flexible Printed Circuit (FPC) Connectors
ApplicationType 114-1072 Specification PRE: YM Lee 29 Oct 10 Rev F APP: SF Leong DCR No. D20101029031638_635573 1mm Flexible Printed Circuit (FPC) Connectors NOTE All numerical values are in metric units
More informationHow to Avoid Conductive Anodic Filaments (CAF)
How to Avoid Conductive Anodic Filaments (CAF) Ling Zou & Chris Hunt 22 January 20 1 Your Delegate Webinar Control Panel Open and close your panel Full screen view Raise hand for Q&A at the end Submit
More informationCHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS
CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS 5.1 INTRODUCTION The manufacturing plant considered for analysis, manufactures Printed Circuit Boards (PCB), also called Printed Wiring Boards (PWB), using
More informationFor board-to-fpc. Narrow Pitch Connectors (0.35mm pitch)
For board-to-fpc Narrow Pitch Connectors (0.35mm pitch) S35 Series New FEATURES 1. 1.7 mm wide slim two-piece type connector Mated height 0.6 mm Smaller compared to A4F series Width: Approx. 44% down
More informationAutomotive Applications of 3D Laser Scanning Introduction
Automotive Applications of 3D Laser Scanning Kyle Johnston, Ph.D., Metron Systems, Inc. 34935 SE Douglas Street, Suite 110, Snoqualmie, WA 98065 425-396-5577, www.metronsys.com 2002 Metron Systems, Inc
More informationTechnical Info Sheet. Ionic contamination testing in a no-clean soldering process. Scope
Scope This document provides information about ionic contamination testing and its relevance in a no-clean. Also so-called C3 testing and ROSE (Resistivity of Solvent Extract) testing are forms of ionic
More informationTechnical Spotlight. The Use of Ion Chromatography in the Printed Circuit Board Industry
The Use of Ion Chromatography in the Printed Circuit Board Industry Keith M Sellers Senior Scientist Trace Laboratories East 5 North Park Dr. Hunt Valley, MD 21030 (410) 584-9099 ksellers@tracelabs.com
More informationApplication Note. Soldering Methods and Procedures for 1st and 2nd Generation Power Modules. Overview. Analysis of a Good Solder Joint
Soldering Methods and Procedures for 1st and 2nd Generation Power Modules Overview This document is intended to provide guidance in utilizing soldering practices to make high quality connections of Vicor
More informationSolutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region
Solutions without Boundaries PCB Surface Finishes Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region 1 Notice Notification of Proprietary Information: This document contains proprietary
More informationFlex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 Sales@merlincircuit.co.uk www.merlincircuit.co.uk Flex Circuit
More informationDRIVING COST OUT OF YOUR DESIGNS THROUGH YOUR PCB FABRICATOR S EYES!
4/3/2013 S THROUGH YOUR PCB FABRICATOR S EYES! Brett McCoy Eagle Electronics Schaumburg IL. New England Design and Manufacturing Tech Conference Brett McCoy: Vice President / Director of Sales Circuit
More informationAssembly and Cleaning. Prototype FDC Wire Boards
Assembly and Cleaning Prototype FDC Wire Boards Fernando J. Barbosa, Kim S. Shinault, Michelle Brisiel 23 January 2009 1. Introduction Particle detectors employ printed circuit boards (PCB) to assemble
More informationREVISION HISTORY APPROVERS
REVISION HISTORY Revision Description of Change Writer/Reviser Effective Date 1.0 As Issued. Renumbered from PEC-MAT-2-003-00. Lenora Bennett January 23, 2012 2.0 Updated Table 1 Nickel barrier specifications
More informationAdvanced Technologies and Equipment for 3D-Packaging
Advanced Technologies and Equipment for 3D-Packaging Thomas Oppert Semicon Russia 15 th May 2014 Outline Short Company Introduction Electroless Plating on Wafer Level Ultra-SB 2 - Wafer Level Solder Balling
More informationFLEXIBLE CIRCUITS MANUFACTURING
IPC-DVD-37 FLEXIBLE CIRCUITS MANUFACTURING Below is a copy of the narration for DVD-37. The contents of this script were developed by a review group of industry experts and were based on the best available
More informationHow to Build a Printed Circuit Board. Advanced Circuits Inc 2004
How to Build a Printed Circuit Board 1 This presentation is a work in progress. As methods and processes change it will be updated accordingly. It is intended only as an introduction to the production
More informationLead-free Wave Soldering Some Insight on How to Develop a Process that Works
Lead-free Wave Soldering Some Insight on How to Develop a Process that Works Author: Peter Biocca, Senior Market Development Engineer, Kester, Des Plaines, Illinois. Telephone: 972.390.1197; email pbiocca@kester.com
More informationA Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages
A Manufacturing Technology Perspective of: Embedded Die in Substrate and Panel Based Fan-Out Packages Bernd K Appelt Director WW Business Development April 24, 2012 Table of Content Definitions Wafer Level
More informationApplication Specification Dual In- Line Memory Module 114-13087 (DIMM) Sockets- DDR2 Solder Tail 05 APR 11 Rev D
Application Specification Dual In- Line Memory Module 114-13087 (DIMM) Sockets- DDR2 Solder Tail 05 APR 11 Rev D NOTE i All numerical values are in metric units [with U.S. customary units in brackets].
More informationMounting of Meritec SMT Products Using Lead-Free Solder
Mounting of Meritec SMT Products Using Lead-Free Solder 10/10/08 rev B Mounting of Meritec SMT Products Using Lead-Free Solder Contents Page 2 Scope Page 3 Test Samples/Preparation Page 3 Facilities/Equipment
More informationElectronic Board Assembly
Electronic Board Assembly ERNI Systems Technology Systems Solutions - a one stop shop - www.erni.com Contents ERNI Systems Technology Soldering Technologies SMT soldering THR soldering THT soldering -
More informationDetermining the Right Molding Process for Part Design
Determining the Right Molding Process for Part Design How RIM Molding Advantages Compare with Traditional Production Technologies Page 2 Introduction This White Paper details the part production processes
More informationPCB Board Design. PCB boards. What is a PCB board
PCB Board Design Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design PCB boards What is a PCB board Printed Circuit Boards
More informationEnd Effector Selection and Design. End Effector Types General Design Practices Specific Design Criteria Case Studies
End Effector Selection and Design End Effector Types General Design Practices Specific Design Criteria Case Studies 1 End Effector Types Mechanical Grippers Negative Pressure (vacuum) Magnetic Hooks Ladles
More informationInvestigation for Use of Pin in Paste Reflow Process with Combination of Solder Preforms to Eliminate Wave Soldering
Investigation for Use of Pin in Paste Reflow Process with Combination of Solder Preforms to Eliminate Wave Soldering Guhan Subbarayan, Scott Priore Assembly Sciences and Technology, Cisco Systems, Inc.
More informationSurface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY
Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY Abstract: The automotive technology is fast moving in integrating
More informationPCB Land Pattern Design and Surface Mount Guidelines for QFN Packages
PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages Technical Brief 389 Authors: Mark Kwoka and Jim Benson Introduction Intersil's Quad Flat No Lead (QFN) package family offering is a
More informationGUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY Kyaw Ko Lwin*, Daniel Ting Lee Teh, Carolyn Epino Tubillo, Jun Dimaano, Ang
More informationWinbond W2E512/W27E257 EEPROM
Construction Analysis Winbond W2E512/W27E257 EEPROM Report Number: SCA 9703-533 Global Semiconductor Industry the Serving Since 1964 15022 N. 75th Street Scottsdale, AZ 85260-2476 Phone: 602-998-9780 Fax:
More informationUltra Reliable Embedded Computing
A VersaLogic Focus on Reliability White Paper Ultra Reliable Embedded Computing The Clash between IPC Class 3 Requirements and Shrinking Geometries Contents Introduction...1 Case in Point: IPC Class 3
More information