Edition Published by Infineon Technologies AG Munich, Germany 2013 Infineon Technologies AG All Rights Reserved.
|
|
|
- Clinton Harris
- 10 years ago
- Views:
Transcription
1 Recommendations for Printed Circuit Board Assembly of Infineon Laminate Packages Additional Information DS
2 Edition Published by Infineon Technologies AG Munich, Germany 2013 Infineon Technologies AG All Rights Reserved. LEGAL DISCLAIMER THE INFORMATION GIVEN IN THIS APPLICATION NOTE IS GIVEN AS A HINT FOR THE IMPLEMENTATION OF THE INFINEON TECHNOLOGIES COMPONENT ONLY AND SHALL NOT BE REGARDED AS ANY DESCRIPTION OR WARRANTY OF A CERTAIN FUNCTIONALITY, CONDITION OR QUALITY OF THE INFINEON TECHNOLOGIES COMPONENT. THE RECIPIENT OF THIS APPLICATION NOTE MUST VERIFY ANY FUNCTION DESCRIBED HEREIN IN THE REAL APPLICATION. INFINEON TECHNOLOGIES HEREBY DISCLAIMS ANY AND ALL WARRANTIES AND LIABILITIES OF ANY KIND (INCLUDING WITHOUT LIMITATION WARRANTIES OF NON-INFRINGEMENT OF INTELLECTUAL PROPERTY RIGHTS OF ANY THIRD PARTY) WITH RESPECT TO ANY AND ALL INFORMATION GIVEN IN THIS APPLICATION NOTE. Information For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ( Warnings Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.
3 Table of Contents 1 Package Description Printed Circuit Board Routing PCB Pad Design Over All PCB Design Board Assembly General Remarks Solder Stencil Solder Paste Component Placement Soldering Cleaning Inspection Underfill Application Rework Additional Information 3 DS1,
4 Package Description 1 Package Description This application note deals with assembly instruction for the Infineon Blade package family, including the Laminate Green Ultra thin Small Non Outline Non-Leaded Packages (LG-USON) as well as the Laminate Green, Ultra Integrated Quad Flat Nonleaded Packages (LG-UIQFN). Figure 1 Examples of Infineon Laminate Packages: left: LG-USON-6-1; right: LG-UIQFN-32-2 Table 1 LG = Laminate Green PG = Plastic Green Package name Definitions T = thin V = very thin W = very very thin U = ultra thin X = extremely thin (S)D = (shrink) dual I = integrated SON = small outline non leaded QFN = quad flat non leaded The Infineon Blade package family consists of near chip-scale laminate encapsulated packages with an exposed top-side copper leadframe using vias to the bottom of the package to provide electrical and thermal contact to the printed circuit board. The exposed topside offers an additional thermal and electrical path for high-performance applications. Features Thin package with an optimal package-to-chip ratio. Low package resistance by laminate/via interconnect technology Contacts are Ni/Au plated or presoldered with SnAgCu deposits compatible with Pb-free soldering. Optional topside cooling Additional Information 4 DS1,
5 Package Description Figure 2 Example of a cross section of an Infineon Laminate Package (LG-USON) Figure 3 Example of a cross section of an Infineon Laminate Package (LG-UIQFN) Semiconductor devices are sensitive regarding excessive Electrostatic Discharge, Moisture, mechanical handling and contamination. Therefore they require specific precautionary measures regarding transport, storage, handling and processing. For details please refer to the General Recommendations for Assembly of Infineon Packages in section Package Handling at Additional Information 5 DS1,
6 Printed Circuit Board 2 Printed Circuit Board 2.1 Routing The PCB design and construction are key factors for achieving solder joints with high reliability. Packages with exposed pads should not be placed at the same opposite locations on either side of the PCB (if double-sided mounting is used), because this results in a stiffening of the assembly with earlier solder joint fatigue compared to a design in which the component locations are offset. Furthermore, it is known that the board stiffness itself has a significant influence on the reliability (temperature cycling) of the solder joint interconnect, if the system is used in critical temperature cycling conditions. 2.2 PCB Pad Design The interconnect solder joint to board is influenced by: General pad technology (Solder Mask Defined; short: SMD and Non Solder Mask Defined; short NSMD) Specific pad dimensions Pad finish (also called metallization or final plating) Via layout and technology Further information and PCB layout recommendations can be found in the General Recommendations for Assembly of Infineon Packages in section Printed Circuit Board (available online under - Download-Service). Please choose a specific package. Beside package and packing drawings and further package specific information the details about the PCB layout for this package can be found there. Please note that the recommendations can only give dimensions for the solder mask openings (if SMD is recommended) or the copper (if NSMD is recommended). Generally the smallest dimensions for corresponding copper pads respectively solder mask openings depend on the capability of the board manufacturer. For high current applications SMD pads are recommended and the copper dimensions for drain and source pads should be chosen as big as possible to enlarge the conductor cross-sections. Please note that there is no exact congruency of PCB pads and package pads. 2.3 Over All PCB Design Depending on the type of package there will be copper lines visible at the package side walls. This is caused by the technology used for producing Infineon laminate packages. In some cases those copper lines are not internally connected to the solder pad located on the bottom of the package next to it. But at least there will be a package internal connection to any electrical potential of the device. When it comes to the board design of the application, using an Infineon laminate package this must be taken into account when looking at the distances insulating different electrical potentials against each other. Additional Information 6 DS1,
7 Printed Circuit Board Figure 4 LG-UIQFN package soldered on board, showing copper lines at the package side wall Additional Information 7 DS1,
8 Board Assembly 3 Board Assembly 3.1 General Remarks Infineon Blade components are plated with Ni/Au finish; the bottom contacts (drain, source, gate) may have a solder deposit of Pb free composition (SnAgCu for LG-USON) or have exposed and plated leads (Ni/Au for LG-UIQFN). Infineon Blade packages are compatible with Pb-free reflow soldering. Wave soldering Infineon Blade packages is not recommended. For some package types the package pads are hidden below the package. In other cases a wave-soldering-specific board layout would lead to a violation of isolation distances. Furthermore some Infineon Blade packages have metallic topsides which would wet during wave soldering. Figure 5 Bottom view of Infineon Laminate Packages; left: pre-soldered pads of a LG-USON; right: Ni/Au Pads of a LG-UIQFN 3.2 Solder Stencil The solder paste is applied onto the PCB metal pads by stencil printing. The volume of the printed solder paste is determined by the stencil aperture and the stencil thickness. Too much solder paste will cause solder bridging, whereas too little solder paste can lead to insufficient solder wetting between all contact surfaces. In most cases the thickness of a stencil has to be matched to the needs of all components on the PCB. For typical Infineon Blade packages, 100- to 150-µm thick stencils are recommended. To ensure a uniform and high solder paste transfer to the PCB, laser-cut stencils (mostly made from stainless steel) should be preferred. The apertures in general should be of the same size and shape as the metal pads on the PCB. However, during the solder print operation, the squeegee bends down into larger openings so that less solder volume is deposited. To reduce this effect, the stencil opening for the exposed drain pad can be segmented into four smaller areas ( pockets ). This reduction of solder also prevents device tilting. Further details about specific stencil aperture recommendations can be found in Infineon s package data base in the internet. Please choose a specific package, where you can find an example for the stencil aperture layout of this package. Please note that the recommendations can only give a rough guideline. The ideal layout for a specific application depends on the mentioned factors. For instance Additional Information 8 DS1,
9 Board Assembly typical boundary conditions in IFX-internal investigations are no vias in pad and 120 µm stencil thickness. Vias may influence solder results; for Infineon Blade type packages vias in the PCB should be used only for thermal vias under an exposed pad (e.g. for LG-UIQFN) and should be covered or filled. 3.3 Solder Paste Solder paste consists of solder alloy and a flux system. Normally the volume is split into about 50% alloy and 50% flux and solvents. In term of mass, this means approximately 90 wt% alloy and 10 wt% flux system and solvents. The flux system has to remove oxides and contamination from the solder joints during the soldering process. The capacity for removing oxides and contamination is given by the respective activation level. The contained solvent adjusts the viscosity needed for the solder paste application process. The solvent has to evaporate during reflow soldering. Pb-free solder pastes typically contain SAC305 (3.0 % Ag and 0.5 % Cu) or other so-called SAC-alloys (typically 1-4% Ag and <1% Cu). A no-clean solder paste is preferred for Infineon Blade packages where cleaning below the component is difficult. The paste must be suitable for printing the solder stencil aperture dimensions; type 3 paste is recommended. Solder paste is sensitive to age, temperature, and humidity. Please follow the handling recommendations of the paste manufacturer. 3.4 Component Placement Although the self-alignment effect due to the surface tension of the liquid solder will support the formation of reliable solder joints, the components have to be placed accurately according to their geometry. Positioning the packages manually is not recommended but is possible, especially for packages with big terminals and pitch. An automatic pick-and-place machine is recommended to get reliable solder joints. Component placement accuracies of +/-50 µm are obtained with modern automatic component placement machines using vision systems. With these systems, both the PCB and the components are optically measured and the components are placed on the PCB at their programmed positions. The fiducials on the PCB are located either on the edge of the PCB for the entire PCB or additionally on individual mounting positions (local fiducials). These fiducials are detected by a vision system immediately before the mounting process. Recognition of the packages is performed by a special vision system, enabling the complete package to be centered correctly. The maximum tolerable displacement of the components is 20% of the metal pad width on the PCB. For example, Infineon Blade packages with 0.3 mm pad width, the device-pad-to-pcb-pad misalignment has to be less than 60 µm to assure a robust mounting process (even if the selfcentering effect during reflow soldering may allow much more misplacement). Generally this is achievable with a wide range of placement systems. For details about factors influencing the component placement please refer to the General Recommendations for Assembly of Infineon Packages in section Mounting of SMDs. 3.5 Soldering During the reflow process, each solder joint has to be exposed to temperatures above the solder melting point or liquidus for a sufficient time to get the optimum solder joint quality, whereas overheating the PCB with its components has to be avoided. LG-USON packages are qualified acc. IPC/JEDEC J-STD-020. Please refer to the bar code label on the packing for the maximum peak package body temperature. When using infrared ovens without convection, special care may be necessary to assure a sufficiently homogeneous temperature profile Additional Information 9 DS1,
10 Temperature Board Assembly for all solder joints on the PCB, especially on large, complex boards with different thermal masses of the components. The recommended type of process is forced convection reflow. Nitrogen atmosphere is recommended. Figure 6 shows a general forced convection reflow profile suitable for soldering Power-SON packages. Table 2 shows an example of the key data of such a reflow profile that can be used for the Pb-free alloys listed above. For further details about the reflow profile, please refer to the General Recommendations for Assembly of Infineon Packages in section Mounting of SMDs at Peak temperature Liquidus temperature Ramp up Equilibrium Ramp down Preheating zone Soaking zone Reflow zone Cool down zone Time Figure 6 General forced convection reflow solder profile Additional Information 10 DS1,
11 Table 2 EXAMPLE for the key data of a forced convection reflow solder profile parameter minimum value typical value max. value (acc. IPC/ JEDEC J-STD-020) preheating rate 1.0 K/s 2.5 K/s 3.0 K/s Board Assembly main influence flux system (solder paste) soaking temperature C C C flux system (solder paste) soaking time 50 s 80 s 120 s peak temperature 230 C 245 C 260 C reflow time above melting point (liquidus) 40 s 60 s 150 s flux system (solder paste) alloy (solder paste) alloy (solder paste) cool-down rate 1.0 K/s 2.5 K/s 8.0 K/s Additional Information 11 DS1,
12 Cleaning 4 Cleaning After the reflow soldering process, some flux residues can be found around the solder joints or spreading over the whole PCB. If a no-clean solder paste has been used for solder paste, the flux residues usually do not have to be removed after the soldering process. Be aware that cleaning beneath an Infineon Blade package is difficult because of the small gap between package substrate and PCB and is therefore not recommended. If the solder joints have to be cleaned, the cleaning method (e.g. ultrasonic, spray or vapor cleaning) and solution have to be selected in consideration of the packages to be cleaned, the flux used in the solder paste (rosin-based, water-soluble, etc.), and environmental and safety aspects. Even small residues of the cleaning solution should be removed/ dried very thoroughly. Contact the solder paste or flux manufacturer for recommended cleaning solutions. For Infineon laminate packages no-clean solder paste is recommended. Additional Information 12 DS1,
13 Inspection 5 Inspection Compared to typical SMD components that have gullwing leads, the drain, source and gate solder joints of LG-USON packages are formed underneath the package. A visual inspection of the solder joints with conventional Automatic Optical Inspection (AOI) systems is limited to the position of the device. X-ray Inspection is recommended instead. Automatic X-ray Inspection (AXI) systems are appropriate for efficient inline control. AXI systems are available as 2D and 3D solutions. They usually consist of an X-ray camera and the hardware and software needed for inspection, controlling, analysing and data transfer routines. These reliable systems enable the user to detect soldering defects such as poor soldering, bridging, voiding and missing parts. However, other defects such as broken solder joints are not easily detectable by X-ray. As a rule-of-thumb, a 25% maximum voiding rate (X-ray inspection top-down view) for the perimeter pads is a starting point. The bigger exposed pad may tend to more or less voiding, depending on board pad size, via and stencil layout, solder paste, and reflow profile. Generally such big solder pads do not provide enough surface for gas, which generates during reflow, to escape. Therefore solder joints of big pads generally tend to show more voiding. Figure 7 X-Ray image of a reflow soldered Infineon laminate package (LG-USON) Cross-sectioning of a soldered package as well as dye penetrant analysis can serve as tools for sample monitoring only, because of their destructive character. Nonetheless, these analysis methods must be used during engineering of new products at customers production sites to get detailed information about the solder-joint quality. Figure 8 shows typical cross-sections through a solder joint. Figure 8 Cross sections of soldered Infineon laminate packages; left: LG-USON; right: LG- UIQFN Additional Information 13 DS1,
14 Underfill Application 6 Underfill Application The board-level reliability of Infineon Blade packages is robust enough to do without underfill. Nonetheless if underfill should be applied, we recommend assessing the electrical and (thermo-) mechanical behavior of assembled and underfilled components over the lifetime of the electronic device. Some underfill materials may negatively influence the lifetime of the assembled devices. Additional Information 14 DS1,
15 Rework 7 Rework If a defective component is detected after board assembly, the device can be removed and replaced by a new one. Due to possible damage while removing the component, a desoldered component should not be reused. Desoldering the old component (if analysis afterwards is planned) and resoldering of the new component has to be done very thoroughly. Single solder joint repair of Power- SON packages is very difficult, if not impossible, and therefore not recommended at all. The following restrictions have to be taken into account prior to and during rework process: Dry the PCB and components prior to rework. A proper drying procedure for SMD packages is described in the international standard IPC/JEDEC J-STD-033. Please also refer to the recommendations of your PCB manufacturer and take all specific needs of components, PCB and other materials into account. Use tools which do not damage the component mechanically. Please note that mechanical forces need not lead necessarily to external damage, which could be detected more easily, but may cause internal damage and reduce the component reliability. A proper handling system with vacuum nozzle may give the most gently process and is therefore recommended. However, the impact of rework tools has to be assessed properly. Whatever heating system is used (hot air, infrared, hot plate,...), it has to be ensure that the applied temperature profile at the component never exceeds the maximum profile specified in the international standard IPC/JEDEC J-STD-020. Internal investigations have shown that in any case a recording of the temperature profile is needed. Generally: A higher degree of manual handling increases the effort for documentation, training and monitoring of the rework process(es). Investigations have shown that if distance, time, and airflow are properly controlled, a hot air temperature of 300 C can be used, for example, without violating the maximum allowed reflow profile. On the other hand the same hot air temperature setting was able to heat up the component to above 280 C, which exceeds the component s specification by far, if other process parameter were changed. If a desoldered component should be reused please consider that components are qualified to withstand maximum three reflow cycles. In this specific case two are already applied during rework and only one is left for the board assembly. For further information about tooling and process steps for rework, please refer to the General Recommendations for Assembly of Infineon Packages in section Rework. Additional Information 15 DS1,
16 w w w. i n f i n e o n. c o m Published by Infineon Technologies AG
Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon Technologies AG All Rights Reserved.
Recommendations for Printed Circuit Board Assembly of Infineon QFN Packages Additional Information DS7, 2012-05 Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon
Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.
Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct
Customer Service Note Lead Frame Package User Guidelines
Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design
Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages
APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern
AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE
Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages Prepared by: Denise Thienpont, Steve St. Germain ON Semiconductor APPLICATION NOTE Introduction ON Semiconductor has introduced an expanded
RoHS-Compliant Through-Hole VI Chip Soldering Recommendations
APPLICATION NOTE AN:017 RoHS-Compliant Through-Hole VI Chip Soldering Recommendations Ankur Patel Associate Product Line Engineer Contents Page Introduction 1 Wave Soldering 1 Hand Soldering 4 Pin/Lead
Assembly of LPCC Packages AN-0001
Assembly of LPCC Packages AN-0001 Surface Mount Assembly and Handling of ANADIGICS LPCC Packages 1.0 Overview ANADIGICS power amplifiers are typically packaged in a Leadless Plastic Chip Carrier (LPCC)
Solder Reflow Guide for Surface Mount Devices
June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is
Recommendations for Printed Circuit Board Assembly of Infineon WLL Packages
Recommendations for Printed Circuit Board Assembly of Infineon WLL Application Note Please read the Important Notice and Warnings at the end of this document www.infineon.com Table of Contents Table
8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages
Atmel AVR211: Wafer Level Chip Scale Packages Features Allows integration using the smallest possible form factor Packaged devices are practically the same size as the die Small footprint and package height
TN0991 Technical note
Technical note Description of WLCSP for STMicroelectronics EEPROMs and recommendations for use Introduction This document describes the 5 and 8-bump WLCSPs (wafer level chip size package) used for STMicroelectronics
PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices
Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily
Electronic Board Assembly
Electronic Board Assembly ERNI Systems Technology Systems Solutions - a one stop shop - www.erni.com Contents ERNI Systems Technology Soldering Technologies SMT soldering THR soldering THT soldering -
BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com
BGA - Ball Grid Array Inspection Workshop Bob Willis leadfreesoldering.com Mixed Technology Assembly Processes Adhesive Dispensing Component Placement Adhesive Curing Turn Boar Over Conventional Insertion
Technical Note Recommended Soldering Parameters
Technical Note Recommended Soldering Parameters Introduction Introduction The semiconductor industry is moving toward the elimination of Pb from packages in accordance with new international regulations.
Application Note AN-1170. Audio Power Quad Flat No-Lead (PQFN) Board Mounting Application Note
Application Note AN-1170 Audio Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Table of Contents Page Device construction...2 Design considerations...3 Assembly considerations...4 Mechanical
How do you create a RoHS Compliancy-Lead-free Roadmap?
How do you create a RoHS Compliancy-Lead-free Roadmap? When a company begins the transition to lead-free it impacts the whole organization. The cost of transition will vary and depends on the number of
Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies
Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies Table of Contents Page Method...2 Thermal characteristics of SMDs...2 Adhesives...4 Solder pastes...4 Reflow profiles...4 Rework...6
Bob Willis leadfreesoldering.com
Assembly of Flexible Circuits with Lead-Free Solder Alloy Bob Willis leadfreesoldering.com Introduction to Lead-Free Assembly Video Clips Component www.bobwillis.co.uk/lead/videos/components.rm Printed
PCB inspection is more important today than ever before!
PCB inspection is more important today than ever before! Industry experts continue to stress the need to inspect hidden solder joints! Figure 1. The BGA package has not been placed into the paste deposit.
Auditing Contract Manufacturing Processes
Auditing Contract Manufacturing Processes Greg Caswell and Cheryl Tulkoff Introduction DfR has investigated multiple situations where an OEM is experiencing quality issues. In some cases, the problem occurs
17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie
17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie 1. Introduction Lead is the toxic heavy metal which is
Handling and Processing Details for Ceramic LEDs Application Note
Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.
Application Note AN-1080. DirectFET Technology Inspection Application Note
Application Note AN-1080 DirectFET Technology Inspection Application Note Table of Contents Page Inspection techniques... 3 Examples of good assembly... 3 Summary of rejection criteria... 4 Types of faults...
Application Note AN-1136. Discrete Power Quad Flat No-Lead (PQFN) Board Mounting Application Note
Application Note AN-1136 Discrete Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Table of Contents Page Introduction...2 Device construction...2 Design considerations...3 Assembly considerations...4
PIN IN PASTE APPLICATION NOTE. www.littelfuse.com
PIN IN PASTE APPLICATION NOTE 042106 technical expertise and application leadership, we proudly introduce the INTRODUCTION The Pin in Paste method, also called through-hole reflow technology, has become
PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages
PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages Technical Brief 389 Authors: Mark Kwoka and Jim Benson Introduction Intersil's Quad Flat No Lead (QFN) package family offering is a
Flip Chip Package Qualification of RF-IC Packages
Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 [email protected] Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages
Quad Flat Package (QFP)
Freescale Semiconductor Application Note AN4388 Rev. 2.0, 2/2014 Quad Flat Package (QFP) 1 Introduction This document provides guidelines for handling and assembly of Freescale QFP packages during Printed
Good Boards = Results
Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.
Introduction to the Plastic Ball Grid Array (PBGA)
Introduction to the Plastic Ball Grid Array (PBGA) Q1, 2008 Terry Burnette Dec. 15, 2005 Presentation Outline PBGA Introduction and Package Description PC Board Design for PBGA PBGA Assembly PBGA Solder
APPLICATION NOTE PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages
APPLICATION NOTE PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages REVISION HISTORY Revision Level Date Description A August 2001 Initial Release B January 17, 2002 C July 18, 2002 D July
Selective Soldering Defects and How to Prevent Them
Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering
CASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES
CASE STUDY: SCREEN PRINTING SOLUTIONS FOR SMALL DIE & PRECISION ALIGNMENT CHALLENGES By William E. Coleman Ph.D., Photo Stencil and Travis Tanner, Plexus Manufacturing Solutions When you have a gold Kovar
WCAP-CSGP Ceramic Capacitors
A Dimensions: [mm] B Recommended land pattern: [mm] D1 Electrical Properties: Properties Test conditions Value Unit Tol. Capacitance 1±0.2 Vrms, 1 khz ±10% C 15000 pf ± 10% Rated voltage Dissipation factor
Surface mount reflow soldering
Surface mount reflow soldering Rev. 6 30 July 2012 Application note Document information Info Keywords Abstract Content surface mount, reflow soldering, component handling This application note provides
PCB Quality Inspection. Student Manual
PCB Quality Inspection Student Manual Unit 2: Inspection Overview Section 2.1: Purpose of Inspection What Is The Purpose of Inspection? There are 2 reasons why Inspection is performed: o To verify the
Electronic component assembly
Electronic component assembly itrogen is commonly used to provide a suitable atmosphere for complex fine pitch assembly in electronic printed circuit board, hard disk and semiconductor manufacture where
Rework stations: Meeting the challenges of lead-free solders
Rework stations: Meeting the challenges of lead-free solders Market forces, particularly legislation against the use of lead in electronics, have driven electronics manufacturers towards lead-free solders
Designing with High-Density BGA Packages for Altera Devices
2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse
Component Candidacy of Second Side Reflow with Lead-Free Solder
Materials Transactions, Vol. 47, No. 6 (006) pp. 577 to 583 #006 The Japan Institute of Metals Component Candidacy of Second Side Reflow with Lead-Free Solder Yueli Liu ; *, David A. Geiger and Dongkai
Preface xiii Introduction xv 1 Planning for surface mount design General electronic products 3 Dedicated service electronic products 3 High-reliability electronic products 4 Defining the environmental
How To Clean A Copper Board With A Socket On It (Ios)
Den-on Rework Reference Process for Desktop platform and new Intel Socket LGA-1156 using the Den-on BGA rework station RD-500II and III *This document shows the whole process on how to repair the Intel
FLEXIBLE CIRCUITS MANUFACTURING
IPC-DVD-37 FLEXIBLE CIRCUITS MANUFACTURING Below is a copy of the narration for DVD-37. The contents of this script were developed by a review group of industry experts and were based on the best available
Investigation of Components Attachment onto Low Temperature Flex Circuit
Investigation of Components Attachment onto Low Temperature Flex Circuit July 2013 Q. Chu, N. Ghalib, H. Ly Agenda Introduction to MIRA Initiative MIRA Manufacturing Platforms Areas of Development Multiphase
How to Build a Printed Circuit Board. Advanced Circuits Inc 2004
How to Build a Printed Circuit Board 1 This presentation is a work in progress. As methods and processes change it will be updated accordingly. It is intended only as an introduction to the production
HOT BAR REFLOW SOLDERING FUNDAMENTALS. A high quality Selective Soldering Technology
HOT BAR REFLOW SOLDERING FUNDAMENTALS A high quality Selective Soldering Technology Content 1. Hot Bar Reflow Soldering Introduction 2. Application Range 3. Process Descriptions > Flex to PCB > Wire to
Leaded Surface Mount Technology (SMT) 7
Leaded Surface Mount Technology (SMT) 7 7.1 Introduction Traditional through-hole Dual In-Line Package assemblies reached their limits in terms of improvements in cost, weight, volume, and reliability
Wafer Level Chip Scale Package (WLCSP)
Freescale Semiconductor Application Note AN3846 Rev. 3.0, 05/2012 Wafer Level Chip Scale Package (WLCSP) 1 Purpose This document provides guidelines to use the Wafer Level Chip Scale Package (WLCSP) to
Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials
Q&A Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials 1. Do Nelco laminates have any discoloration effects or staining issues after multiple high temperature exposures?
What is surface mount?
A way of attaching electronic components to a printed circuit board The solder joint forms the mechanical and electrical connection What is surface mount? Bonding of the solder joint is to the surface
Lead-free Defects in Reflow Soldering
Lead-free Defects in Reflow Soldering Author: Peter Biocca, Senior Development Engineer, Kester, Des Plaines, Illinois. Telephone 972.390.1197; email [email protected] February 15 th, 2005 Lead-free Defects
DVD-111C Advanced Hand Soldering Techniques
DVD-111C Advanced Hand Soldering Techniques Below is a copy of the narration for DVD-111C. The contents for this script were developed by a review group of industry experts and were based on the best available
JOHANSON DIELECTRICS INC. 15191 Bledsoe Street, Sylmar, Ca. 91342 Phone (818) 364-9800 Fax (818) 364-6100
Arc Season and Board Design Observations John Maxwell, Director of Product Development, Johanson Dielectrics Inc. Enrique Lemus, Quality Engineer, Johanson Dielectrics Inc. This years arcing season is
Processing of SMD LEDs Application note
Processing of SMD LEDs Application note Abstract This application note provides a basic overview of the essential aspects and influencing factors regarding the processing of SMD LEDs. Introduction In general,
Lead-Free Rework Optimization Project
Lead-Free Rework Optimization Project Project Co-Chairs: Jasbir Bath, Flextronics International Craig Hamilton, Celestica IPC APEX 2008 Background Reliability tests in the previous inemi lead-free assembly
DirectFET TM - A Proprietary New Source Mounted Power Package for Board Mounted Power
TM - A Proprietary New Source Mounted Power Package for Board Mounted Power by Andrew Sawle, Martin Standing, Tim Sammon & Arthur Woodworth nternational Rectifier, Oxted, Surrey. England Abstract This
ALPHA OL-107F-A ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, NO-CLEAN, LEAD-FREE SOLDER PASTE
T E C H N I C A L B U L L E T I N ALPHA OL-107F-A ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, NO-CLEAN, LEAD-FREE SOLDER PASTE DESCRIPTION ALPHA OL-107F-A is a lead-free, Zero-halogen
Report. Soldering Tests at COM Express Connectors, Type Receptacle and Plug. Order: Bergwerkstraße 50 D 86971 Peiting. Your Order-No.
Zentrum für Verbindungstechnik in der Elektronik Argelsrieder Feld 6 82234 Oberpfaffenhofen-Weßling Telefon: 081 53 / 403-0 Telefax: 081 53 / 403-15 Report Order: Soldering Tests at COM Express Connectors,
White Paper. Recommendations for Installing Flash LEDs on Flex Circuits. By Shereen Lim. Abstract. What is a Flex Circuit?
Recommendations for Installing Flash LEDs on Circuits By Shereen Lim White Paper Abstract For the mobile market some PCB assemblies have been converted to flex circuit assemblies, in part because flex
LEAD FREE HALOGENFREE. Würth Elektronik PCB Design Conference 2007. Lothar Weitzel 2007 Seite 1
LEAD FREE HALOGENFREE Würth Elektronik PCB Design Conference 2007 Lothar Weitzel 2007 Seite 1 Content Solder surfaces/overview Lead free soldering process requirements/material parameters Different base
Antenna Part Number: FR05-S1-R-0-105
Fractus EZConnect Zigbee, RFID, ISM868/9 Chip Antenna Antenna Part Number: FR5-S1-R--15 This product is protected by at least the following patents PAT. US 7,148,85, US 7,22,822 and other domestic and
SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS
SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS In a world of ever-increasing electronic component complexity and pin count requirements for component packaging, focus is once again on the age-old question
Solder Joint Temperature and Package Peak Temperature Determining Thermal Limits during Soldering
Freescale Semiconductor Application Note Document Number: AN3298 Rev. 0, 07/2006 Solder Joint Temperature and Package Peak Temperature Determining Thermal Limits during Soldering 1 Processability of Integrated
CLA4607-085LF: Surface Mount Limiter Diode
DATA SHEET CLA4607-085LF: Surface Mount Limiter Diode Applications Low-loss, high-power limiters Receiver protectors Anode (Pin 1) Anode (Pin 3) Features Low thermal resistance: 55 C/W Typical threshold
OptiMOS 3 Power-Transistor
Type IPD36N4L G OptiMOS 3 Power-Transistor Features Fast switching MOSFET for SMPS Optimized technology for DC/DC converters Qualified according to JEDEC ) for target applications Product Summary V DS
Taking the Pain Out of Pb-free Reflow
Taking the Pain Out of Pb-free Reflow Paul N. Houston & Brian J. Lewis Siemens Dematic Electronics Assembly Systems (770) 797-3362 Presented at APEX 2003, Anaheim CA Daniel F. Baldwin Engent, Inc. Norcross,
How To Calculate Thermal Resistance On A Pb (Plastipo)
VISHAY BEYSCHLAG Resistive Products 1. INTRODUCTION Thermal management is becoming more important as the density of electronic components in modern printed circuit boards (PCBs), as well as the applied
Today's Vapor Phase Soldering An Optimized Reflow Technology for Lead Free Soldering
Today's Vapor Phase Soldering An Optimized Reflow Technology for Lead Free Soldering Dipl.-Ing. Helmut Leicht; Andreas Thumm IBL-Löttechnik GmbH www.ibl-loettechnik.de, Germany ABSTRACT In the beginning
Ceramic Trimmer Capacitors
!Note T3E8.pdf 2.9.2 Ceramic Trimmer Capacitors TZB4 Series.±. Depth.5.4±. dia. Features. Miniature rectangular shape : 4.(W)x4.5(L)x3.(H)mm. 2. Color coded case facilitates identification of capacitance
User Guide Reflow Toaster Oven Controller
User Guide Reflow Toaster Oven Controller Version 1.5-01/10/12 DROTEK Web shop: www.drotek.fr SOMMAIRE 1. Introduction... 3 2. Preparation of THE REFLOW CONTROLLER... 4 2.1. Power supply... 4 2.2. USB
Printed Circuits. Danilo Manstretta. microlab.unipv.it/ [email protected]. AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica
Lezioni di Tecnologie e Materiali per l Elettronica Printed Circuits Danilo Manstretta microlab.unipv.it/ [email protected] Printed Circuits Printed Circuits Materials Technological steps Production
Part Design and Process Guidelines
Part Design and Process Guidelines For Pulse Heated Reflow Soldering of Flexible Circuits to Printed Circuit Boards INTRODUCTION This report will cover the process definition and components used in the
For board-to-fpc. Narrow Pitch Connectors (0.35mm pitch)
For board-to-fpc Narrow Pitch Connectors (0.35mm pitch) S35 Series New FEATURES 1. 1.7 mm wide slim two-piece type connector Mated height 0.6 mm Smaller compared to A4F series Width: Approx. 44% down
Figure 1 (end) Application Specification 114 13088 provides application requirements for MICTOR Right Angle Connectors for SMT PC Board Applications
This specification covers requirements for application of MICTOR Vertical Board to Board Plugs and Receptacles designed for pc boards. The connectors have an in row contact spacing on 0.64 [.025] centerlines.
Automotive MOSFETs in Linear Applications: Thermal Instability
Application Note, V1.0, May 2005 Automotive MOSFETs in Linear Applications: Thermal Instability by Peter H. Wilson Automotive Power N e v e r s t o p t h i n k i n g. - 1 - Table of Content 1. Introduction...
A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058
A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058 "When Quality Counts, Choose A&M Electronics" SMT, BGA, & Through
The Don ts of Better Flexible Circuit Design and Manufacture By Mark Finstad Friday, 01 June 2007
The Don ts of Better Flexible Circuit Design and Manufacture By Mark Finstad Friday, 01 June 2007 Successful designs are soon forgotten but failures are remembered for years. Steering clear of these twelve
SOLDER CHARGE SMT: THE DESIGN AND VALIDATION OF NEW SOLDER ATTACH TECHNOLOGIES
SOLDER CHARGE SMT: THE DESIGN AND VALIDATION OF NEW SOLDER ATTACH TECHNOLOGIES Jim Hines 1, Kirk Peloza 2, Adam Stanczak 3, David Geiger 4 1 Molex Lisle, IL, USA 2 Molex Lisle, IL, USA 3 Molex Lisle, IL,
Flex Circuit Design and Manufacture.
Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 [email protected] www.merlincircuit.co.uk Flex Circuit
R e c o m m e n d a t i o n s f o r S c r e w T i g h t e n i n g T o r q u e f o r I G B T D i s c r e t e D e v i c e s
V1.0 December. 2013 R e c o m m e n d a t i o n s f o r S c r e w T i g h t e n i n g T o r q u e f o r I G B T D i s c r e t e D e v i c e s Charles Low Khai Yen, IFMY DC PMM DPC Dr. Christian Kasztelan,
Soldering of SMD Film Capacitors in Practical Lead Free Processes
Soldering of SMD Film Capacitors in Practical Lead Free Processes Matti Niskala Product Manager, SMD products Evox Rifa Group Oyj, a Kemet Company Lars Sonckin kaari 16, 02600 Espoo, Finland Tel: + 358
CHAPTER 4 SOLDERING GUIDELINES AND SMD FOOTPRINT DESIGN. page. Introduction 4-2. Axial and radial leaded devices 4-2. Surface-mount devices 4-3
CHAPTER 4 SOLDERING GUIDELINES AND SMD FOOTPRINT DESIGN page Introduction 4-2 Axial and radial leaded devices 4-2 Surface-mount devices 4-3 INTRODUCTION There are two basic forms of electronic component
Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY
Surface Mount Technology cooling for high volumes applications by: Cesare Capriz Aavid Thermalloy via XXV Aprile 32 Cadriano (BO) ITALY Abstract: The automotive technology is fast moving in integrating
Handling, soldering & mounting instructions
Tri-axial acceleration sensor SMB380 SMB380 Order code 0 273 141 006 Package type QFN Release version 1.0 Release date 2007-07-23 Notes Rev. 1.0 Specifications are Page subject 1 to change without notice
Surface Mount LEDs - Applications Application Note
Surface Mount LEDs - Applications Application Note Introduction SMT Replaces Through Hole Technology The use of SMT-TOPLED varies greatly from the use of traditional through hole LEDs. Historically through
Lead Free Wave Soldering
China - Korea - Singapore- Malaysia - USA - Netherlands - Germany WAVE SELECTIVE REFLOW SOLDERING SOLDERING SOLDERING Lead Free Wave Soldering Ursula Marquez October 18, 23 Wave Soldering Roadmap Parameter
How to avoid Layout and Assembly got chas with advanced packages
How to avoid Layout and Assembly got chas with advanced packages Parts and pitch get smaller. Pin counts get larger. Design cycles get shorter. BGA, MicroBGA, QFN, DQFN, CSP packages are taking the design
ALPHA CVP-390 - NO-CLEAN, LEAD-FREE SOLDER PASTE ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, SAC305 AND LOW AG CAPABLE.
T E C H N I C A L B U L L E T I N ALPHA CVP-390 - NO-CLEAN, LEAD-FREE SOLDER PASTE ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, SAC305 AND LOW AG CAPABLE. DESCRIPTION ALPHA CVP-390
Product Specification
Product Specification Model No.: DC-240-L01-00-TR Description: H=3.00mm Horizontal SMD DC Power Jacks Pin Shaft Diameter: 0.65mm Packing Method: Tape & Reel (600pcs./R) 1. General 1a. Scope The jacks should
Recommended Soldering Techniques for ATC 500 Series Capacitors
Recommended Soldering Techniques for ATC 500 Series Capacitors ATC# 001-884 Rev. D; 10/05 1.0. SCOPE. The following procedures have been successful in soldering ATC500 series capacitors to both soft and
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY
GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY Kyaw Ko Lwin*, Daniel Ting Lee Teh, Carolyn Epino Tubillo, Jun Dimaano, Ang
The Three Heat Transfer Modes in Reflow Soldering
Section 5: Reflow Oven Heat Transfer The Three Heat Transfer Modes in Reflow Soldering There are three different heating modes involved with most SMT reflow processes: conduction, convection, and infrared
DSP 215D (Sn/Ag/Cu) LEAD FREE RMA DISPENSING SOLDER PASTE
SN/AG/CU. 862 Rev.A TECHNICAL DATA SHEET TECHNICAL SPECIFICATIONS SN/AG/CU. 862 Rev DSP 215D (Sn/Ag/Cu) LEAD FREE RMA DISPENSING SOLDER PASTE CORPORATE HEADQUARTERS USA: 315 Fairbank St. Addison, IL 60101!
Choosing a Stencil. By William E. Coleman, Ph.D. and Michael R. Burgess
Choosing a Stencil Is a stencil a commodity or a precision tool? A commodity is something that can be purchased from many suppliers, with the expectation that the performance will be the same. A precision
Wurth Electronics Midcom Policy Statement on RoHS Compliance And Lead-Free Products
Wurth Electronics Midcom Policy Statement on RoHS Compliance And Lead-Free Products General Environmental Policy Wurth Electronics Midcom is committed to the manufacture of environmentally-friendly products
Printed Circuit Boards
Printed Circuit Boards Luciano Ruggiero [email protected] DEIS Università di Bologna Flusso di progetto di un circuito stampato 1 Specifications Before starting any design, you need to work out the
JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
JEDEC STANDARD Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing JESD22-A113F (Revision of JESD22A113E, March 2006) OCTOBER 2008 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION
DSP 800LF (Sn100E) LEAD FREE NO CLEAN SOLDER PASTE
SN/AG/CU. 862 Rev.A TECHNICAL DATA SHEET TECHNICAL SPECIFICATIONS SN/AG/CU. 862 Rev DSP 800LF (Sn100E) LEAD FREE NO CLEAN SOLDER PASTE CORPORATE HEADQUARTERS USA: 315 Fairbank St. Addison, IL 60101! 630-628-8083!
