PCI Express Performance Measurements
|
|
- Avis Blair
- 7 years ago
- Views:
Transcription
1 PCI Express Performance Measurements Application Note 1565 Overview The serial point-to-point PCI Express technology supports up to 4 GB/s bandwidth per direction. Depending on the link width, the bandwidth scales from 250 MB/s to 4 GB/s per direction. But, this high theoretical bandwidth does not guarantee the overall performance will be optimal. Performance always depends on the efficiency of both devices on a PCI Express link. Parameters like payload size, flow control credit availability and different latencies strongly influence the overall result. It s not an easy job to predict the actual performance of a new device. The numerous input factors make it very difficult to find a precise estimate of the real-live performance. A first performance estimate What is the maximum throughput, one can get for read completions on a x1 PCI Express link under the following conditions? 1. The requester is able to accept completion packets at maximum rate (ideal requester). 2. The completer is able to send completion packets at maximum rate. 3. The completer splits the completion at each 64 byte Read Completion Boundary MB/s MB/s MB/s MB/s The result is 190 MB/s. Is this surprising? Is it lower or higher than expected? Why is the maximum only 190 MB/s?
2 Definition of Performance Parameters The most interesting performance parameter is the link Throughput, the actual amount of bytes being transferred in one second. Also interesting is the information how the link is being utilized. How does the link usage time compare to total link time? LinkActiveSymbols Utilization = TotalSymbols Finally, the link efficiency builds a ratio of number of payload symbols divided by the amount symbols while the link is active. In other words, efficiency is evaluated with the equation: Figure 1. Efficiency over payload size Efficiency = PayLoadSymbols LinkActiveSymbols where LinkActiveSymbols = OverheadSymbols + PayLoadSymbols This parameter tells how many symbols would be transferred if the complete link time was used. The actual throughput is calculated with the formula below. Figure 2. Maximum throughput over payload size Throughput = MaximumThroughput * Utilization * Efficiency 2
3 Latencies The request to completion latency (Figure 3) determines the responsiveness of the system. One can distinguish here between first DWORD latency and last DWORD latency. The values here may differ, depending on actual load condition of the backend. Missing credits for completion headers or data may also influence these numbers. TLP to flow control (FC) update When the transaction layer packet (TLP) is received, sequence number and CRC checking takes place. If there s no error it will be put into the receive buffer. Then the TLP will be given to the transaction layer. When the transaction layer finally has accepted the TLP, the buffer spot will be freed again, and the transmitter will send a flow control update to the link partner. TLP to flow control update (Figure 4) is the time between the end of a TLP and the flow control update data link layer packet (DLLP) that returns the credits that were used by the originating TLP. Flow control update to TLP When a flow control update is received, CRC checking takes place. Then it is forwarded to the transaction layer. If this flow control update results in additional posted, non-posted or completion credits, a TLP that was waiting for credits will be forwarded from the transaction layer to the data link layer (if replay buffer space is available). The data link layer will add the framing and finally transmit the TLP. Figure 3. Request to completion latency Figure 4. TLP to flow control update latency The flow control update to TLP latency (Figure 5) is the time it takes from receiving a FC update DLLP until a TLP that was waiting for credits is transmitted. The flow control update latency (Figure 6) is the sum of TLP to FC Update plus FC Update to TLP plus the DLLP length. Figure 5. Flow control update to TLP latency Figure 6. Flow control update latency 3
4 Latencies (continued) Buffer sizes for each virtual channel need to be sufficient so that big flow control update latency does not cause lower utilization and throughput. It s really important to realize this latency is determined by both sides of the link. Buffer sizes need to be chosen so the performance requirements of the device are met at maximum link width and big flow control update latency. In other words: If a device received credits for 8 headers and 1024 bytes it needs to wait after it has used up all the credits if the flow control update for the first TLP did not come in on time. Figure 7. Maximum utilization over FC update latency (x1) For example in a by one link, if the flow control update latency is 1 µs, a device needs sufficient header and payload credits for sending 250 bytes. If the initially advertised credits from the link partner are lower, the device can not achieve full line rate as it has to eventually wait for additional credits. Utilization will drop in this case. The device, with a by 8 link, needs credits for sending 2 KB if the flow control update latency is 1 µs. Figure 8. Maximum utilization over FC update latency (x4) Figure 9. Maximum utilization over FC update latency (x8) 4
5 Latencies (continued) TLP to ACK/NAK latency When a TLP is received by the data link layer it will check that TLP for framing and CRC errors. Depending on the result of that test it will schedule either an acknowledge (ACK) or a not acknowledge (NAK) data link layer packet (Figure 10). The TLP to ACK/NAK latency is the average time between the end of the TLP and the ACK or NAK DLLP for the appropriate TLP. ACK to buffer free and NAK to replay Receiving an ACK or NAK data link layer packet uses up some time. Also, the action that is either buffer free or replay needs some time (Figure 11). The time from reception of the ACK DLLP until the receive buffer is freed is the ACK in latency. The time from reception of the NAK DLLP until the TLP is replayed is the NAK in latency (Figure 12). The NAK in latency can be measured whereas the ACK in latency can not be measured since buffer free does not result in an observable event on the link. Nevertheless, a device may need to wait for replay buffer space depending on ACK latency, link speed and replay buffer size (Figure 13). Test methods and setup Setup 1 The performance measurements were taken with an Agilent Technologies E2960 protocol analyzer. It was set up to measure Figure 10. TLP to ACK/NAK latency Figure 12. NAK to replay Figure 13. ACK/NAK latency throughput, efficiency and utilization on the link between Device 1 and Device 2. It s only possible to measure the actual results with the protocol analyzer. This setup (Figure 14) does not allow measuring the maximum capabilities of Device 1 or Device 2. Setup 2 In order to measure the maximum capabilities of a device, an ideal link partner is required. An ideal stimulus is a device that does not influence the performance parameters of the device under test. An Agilent E2960A Protocol Exerciser and Analyzer setup was used for this task. The exerciser is stimulating the system with ideal traffic. The protocol analyzer measures the actual performance numbers in this setup (Figure 15). Figure 11. ACK to buffer free Figure 14. Setup for measuring actual performance Figure 15. Setup for measuring maximum capabilities 5
6 Measurement Results Actual device performance The Figure 16 bitmap shows throughput, utilization and efficiency on a x1 link. The result was: Direction Upstream Downstream throughput 7 MB/s 7 MB/s Utilization 5% 10% Efficiency 55% 30% The upstream direction was more efficient. Therefore, utilization of the upstream direction was half as big as the downstream direction. Maximum completion throughput Now the exerciser was used in order to send infinite read requests to the device under test (Figure 17). The receiver of the exerciser was configured to show infinite credits for completions. This way it s possible to measure the maximum completion throughput the device under test is able to drive. Figure 16. Actual performance The result was 180 MB/s at 99% utilization and 75% efficiency. The low efficiency was due to the average payload size of 64 bytes. Figure 17. Maximum completion throughput 6
7 Measurement Results (continued) TLP to FC update latency Here (Figure 18) the exerciser was programmed to send a memory write request to the DUT. The protocol analyzer was used to measure the time between that TLP and the next flow control update. The result was 624 ns. Since the TLP duration was 240 ns, the real TLP to FC update latency for posted writes on this device was 384 ns. FC update to TLP latency Finally, the exerciser was programmed to show very limited completion credits for the device under test so that it was forced to wait for flow control updates (Figure 19). This way it s possible to measure the FC update to TLP latency by measuring the time between a flow control update (completion) packet and the next completion TLP. The device under test showed a latency of 432 ns. Figure 18. TLP to FC update latency Figure 19. FC update to TLP latency 7
8 How to avoid performance surprises As it has been shown, the performance on a PCIe link depends on the characteristics of both devices on the link. In order to make sure performance requirements are met, it s a good idea to anticipate the device at the other side of the link has high latencies. Here are some suggestions on meeting performance requirements: Make sure the device is sending packets with maximum payload size. Avoid unnecessary DLLP s. Minimize the flow control and ACK/NAK latencies of the device. Supply sufficient buffer size for each virtual channel and the reply buffer so that big flow control and ACK/NAK latencies at the other side of the link do not hurt. Summary PCI Express parameters such as TLP size, availability of flow control credits and latencies have a strong influence on the overall performance. Both sides of a link are influencing the overall performance. For corner case measurements an ideal stimulus is required. For more information on Agilent Technologies products, applications or services, please contact your local Agilent office. The complete list is available at: Phone or Fax United States: (tel) (fax) Canada: (tel) (fax) China: (tel) (fax) Europe: (tel) Japan: (tel) (81) (fax) (81) Korea: (tel) (080) (fax) (080) Latin America: (tel) (305) Agilent Open simplifies the process of connecting and programming test systems to help engineers design, validate and manufacture electronic products. Agilent offers open connectivity for a broad range of system-ready instruments, open industry software, PC-standard I/O and global support, which are combined to more easily integrate test system development. Taiwan: (tel) (fax) Other Asia Pacific Countries: (tel) (65) (fax) (65) tm_ap@agilent.com Contacts revised: 05/27/05 Product specifications and descriptions in this document subject to change without notice. Get the latest information on the products and applications you select. Agilent Technologies, Inc Printed in USA, September 15, EN Quickly choose and use your test equipment solutions with confidence.
81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing
81110A Pulse Pattern Generator Simulating Distorted Signals for Tolerance Testing Application Note Introduction Industry sectors including computer and components, aerospace defense and education all require
More informationMSC8156 and MSC8157 PCI Express Performance
Freescale Semiconductor Application Note Document Number: AN3935 Rev. 1, 11/2011 MSC8156 and MSC8157 PCI Express Performance This application note presents performance measurements of the MSC8156 and MSC8157
More information3 Address Spaces & Transaction Routing. The Previous Chapter. This Chapter. The Next Chapter
PCIEX.book Page 105 Tuesday, August 5, 2003 4:22 PM 3 Address Spaces & Transaction Routing The Previous Chapter The previous chapter introduced the PCI Express data transfer protocol. It described the
More informationAppendix A. by Gordon Getty, Agilent Technologies
Appendix A Test, Debug and Verification of PCI Express Designs by Gordon Getty, Agilent Technologies Scope The need for greater I/O bandwidth in the computer industry has caused designers to shift from
More informationAgilent Split Post Dielectric Resonators for Dielectric Measurements of Substrates. Application Note
Agilent Split Post Dielectric Resonators for Dielectric Measurements of Substrates Application Note l Introduction The split post dielectric resonator (SPDR) provides an accurate technique for measuring
More informationPCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc.
PCI Express Basics Ravi Budruk Senior Staff Engineer and Partner MindShare, Inc. Copyright 2007, PCI-SIG, All Rights Reserved 1 PCI Express Introduction PCI Express architecture is a high performance,
More informationAgilent Automotive Power Window Regulator Testing. Application Note
Agilent Automotive Power Window Regulator Testing Application Note Abstract Automotive power window regulator tests require the use of accurate data acquisition devices, as they cover a wide range of parameters
More informationPCI Express 1.0 (2.5 GT/s) Protocol Test
PCI Express 1.0 (2.5 GT/s) Protocol Test Configuration and Pricing Guide Gen1 today, ready for Gen2 in the future As PCI Express Gen2 becomes more mature in the market, you must decide whether to continue
More informationSelecting RJ Bandwidth in EZJIT Plus Software
Selecting RJ Bandwidth in EZJIT Plus Software Application Note 1577 Introduction Separating jitter into its random and deterministic components (called RJ/DJ separation ) is a relatively new technique
More informationHardware Level IO Benchmarking of PCI Express*
White Paper James Coleman Performance Engineer Perry Taylor Performance Engineer Intel Corporation Hardware Level IO Benchmarking of PCI Express* December, 2008 321071 Executive Summary Understanding the
More informationPCI Express Overview. And, by the way, they need to do it in less time.
PCI Express Overview Introduction This paper is intended to introduce design engineers, system architects and business managers to the PCI Express protocol and how this interconnect technology fits into
More informationPCI Express Probes for Agilent E2960B PCI Express Analysis Systems
PCI Express for Agilent E2960B PCI Express Analysis Systems Version: 1.2 Superior Signal Probing options to address diverse designs and form factors As an industry leader in the innovation of non-intrusive,
More informationAgilent E6832A W-CDMA Calibration Application
Agilent E6832A W-CDMA Calibration Application For the E6601A Wireless Communications Test Set Data Sheet The next generation of mobile phone manufacturing test. E6601A is the newest test set from Agilent
More information802.11ac Power Measurement and Timing Analysis
802.11ac Power Measurement and Timing Analysis Using the 8990B Peak Power Analyzer Application Note Introduction There are a number of challenges to anticipate when testing WLAN 802.11ac [1] power amplifier
More informationRFC 2544 Testing of Ethernet Services in Telecom Networks
RFC 2544 Testing of Ethernet Services in Telecom Networks White Paper Nigel Burgess Agilent Technologies Introduction The object of this paper is to discuss the use and testing of Ethernet services in
More informationApplications. Network Application Performance Analysis. Laboratory. Objective. Overview
Laboratory 12 Applications Network Application Performance Analysis Objective The objective of this lab is to analyze the performance of an Internet application protocol and its relation to the underlying
More informationAgilent E4980A Precision LCR Meter 20 Hz to 2 MHz
Agilent E4980A Precision LCR Meter 20 Hz to 2 MHz Setting a new standard for low frequency impedance measurements Providing the best combination of accuracy, speed and versatility A New Standard for Impedance
More informationPCI Express Gen 2 Deep Dive on Power Architecture Based Products
June, 2010 PCI Express Gen 2 Deep Dive on Power Architecture Based Products FTF-NET-F0685 Richard Nie Sr. Systems and Application Engineer, NMG, NSD and VortiQa are trademarks of Freescale Semiconductor,
More informationAgilent Technologies System Protocol Tester E2960A Protocol Exerciser and Analyzer for PCI Express
Agilent Technologies System Protocol Tester E2960A Protocol Exerciser and Analyzer for PCI Express Data Sheet Faster, easier and more effective PCI Express turn-on, debug, validation and compliance testing
More informationTesting WiMAX receiver performance in a multipath propagation environment using Agilent s E6651A with an EB Propsim C8 radio channel emulator
Testing WiMAX receiver performance in a multipath propagation environment using Agilent s E6651A with an EB Propsim C8 radio channel emulator Application Note 1 Summary Introduction As a part of the certification
More informationPCI Express Protocol Solutions
PCI Express Protocol Solutions for Testing and Compliance Summit T3-16 Analyzer Summit Z3-16 Exerciser SummitT3 T3-8 8Analyzer Summit T28 Analyzer Protocol Test Card Teledyne LeCroy, a worldwide leader
More informationCommunicate with Test Instruments Over LAN Using Visual Basic
Communicate with Test Instruments Over LAN Using Visual Basic Application Note 1555 When you order a new test and measurement instrument, you may discover that it has a local area network (LAN) interface
More informationHow to Measure 5 ns Rise/Fall Time on an RF Pulsed Power Amplifier Using the 8990B Peak Power Analyzer
How to Measure 5 ns Rise/Fall Time on an RF Pulsed Power Amplifier Using the 8990B Peak Power Analyzer Application Note Introduction In a pulsed radar system, one of the key transmitter-side components
More informationWAN Data Link Protocols
WAN Data Link Protocols In addition to Physical layer devices, WANs require Data Link layer protocols to establish the link across the communication line from the sending to the receiving device. 1 Data
More informationWireless Connectivity Testing
N4010A Test Solutions Flexible verification solutions for developers, integrators, and manufacturers working with Bluetooth, Bluetooth Enhanced Data Rate (EDR), ZigBee, Wireless LAN (WLAN), 802.11 a/b/g,
More informationAgilent Technologies E8047B Analysis Probe System for the Intel Xeon Processor Family
Agilent Technologies E8047B Analysis Probe System for the Intel Xeon Processor Family Product Overview Requires an Agilent 16700A/B Series or 16900A Series Logic Analysis System The Agilent E8047B analysis
More informationAgilent 8762/3/4A,B,C Coaxial Switches
Agilent 8762/3/4A,B,C Coaxial Switches Technical Overview High performance switches for microwave and RF instrumentation and systems Agilent Technologies offers a ver satile line of multiport coaxial switches.
More informationThe Case Against Jumbo Frames. Richard A Steenbergen <ras@gtt.net> GTT Communications, Inc.
The Case Against Jumbo Frames Richard A Steenbergen GTT Communications, Inc. 1 What s This All About? What the heck is a Jumbo Frame? Technically, the IEEE 802.3 Ethernet standard defines
More informationCreating Datalogging Applications in Microsoft Excel
Creating Datalogging Applications in Microsoft Excel Application Note 1557 Table of contents Introduction 2 Steps for creating a scanning program 2 Using Excel for datalogging 4 Running the application
More informationChannel Bonding in DOCSIS 3.0. Greg White Lead Architect Broadband Access CableLabs
Channel Bonding in DOCSIS 3.0 Greg White Lead Architect Broadband Access CableLabs Agenda DS Channel Bonding Protocol Receive Channel Profiles US Channel Bonding Protocol HFC Plant Topologies & Resolution
More informationThe Wireless Network Road Trip
The Wireless Network Road Trip The Association Process To begin, you need a network. This lecture uses the common logical topology seen in Figure 9-1. As you can see, multiple wireless clients are in
More informationOperating Systems and Networks Sample Solution 1
Spring Term 2014 Operating Systems and Networks Sample Solution 1 1 byte = 8 bits 1 kilobyte = 1024 bytes 10 3 bytes 1 Network Performance 1.1 Delays Given a 1Gbps point to point copper wire (propagation
More informationAgilent N5970A Interactive Functional Test Software: Installation and Getting Started
Agilent N5970A Interactive Functional Test Software: Installation and Getting Started Application Note The N5970A Interactive Functional Test Software along with the 8960 Series 10 (E5515C) wireless communications
More informationProject 4: Pseudo USB Simulation Introduction to UNIVERSAL SERIAL BUS (USB) STANDARD
Project 4: Pseudo USB Simulation Introduction to UNIVERSAL SERIAL BUS (USB) STANDARD The Universal Serial Bus is a fast, bi-directional, low cost, dynamically attachable serial interface. The motivation
More informationQuiz for Chapter 6 Storage and Other I/O Topics 3.10
Date: 3.10 Not all questions are of equal difficulty. Please review the entire quiz first and then budget your time carefully. Name: Course: Solutions in Red 1. [6 points] Give a concise answer to each
More informationAccelerating Development and Troubleshooting of Data Center Bridging (DCB) Protocols Using Xgig
White Paper Accelerating Development and Troubleshooting of The new Data Center Bridging (DCB) protocols provide important mechanisms for enabling priority and managing bandwidth allocations between different
More informationAgilent Creating Multi-tone Signals With the N7509A Waveform Generation Toolbox. Application Note
Agilent Creating Multi-tone Signals With the N7509A Waveform Generation Toolbox Application Note Introduction Of all the signal engines in the N7509A, the most complex is the multi-tone engine. This application
More informationImproving the Performance of TCP Using Window Adjustment Procedure and Bandwidth Estimation
Improving the Performance of TCP Using Window Adjustment Procedure and Bandwidth Estimation R.Navaneethakrishnan Assistant Professor (SG) Bharathiyar College of Engineering and Technology, Karaikal, India.
More informationQuestion: 3 When using Application Intelligence, Server Time may be defined as.
1 Network General - 1T6-521 Application Performance Analysis and Troubleshooting Question: 1 One component in an application turn is. A. Server response time B. Network process time C. Application response
More informationData Link Layer(1) Principal service: Transferring data from the network layer of the source machine to the one of the destination machine
Data Link Layer(1) Principal service: Transferring data from the network layer of the source machine to the one of the destination machine Virtual communication versus actual communication: Specific functions
More informationTransport Layer Protocols
Transport Layer Protocols Version. Transport layer performs two main tasks for the application layer by using the network layer. It provides end to end communication between two applications, and implements
More informationHunting PCIE Flow Control Bugs with Gun and Camera
Abstract Hunting PCIE Flow Control Bugs with Gun and Camera Debugging PCIE Gen 3 links is similar to any bug hunt: finding bugs is a lot easier if you have a map. In the Tektronix Logic Protocol Analyzer
More informationVoIP network planning guide
VoIP network planning guide Document Reference: Volker Schüppel 08.12.2009 1 CONTENT 1 CONTENT... 2 2 SCOPE... 3 3 BANDWIDTH... 4 3.1 Control data 4 3.2 Audio codec 5 3.3 Packet size and protocol overhead
More informationThe changes in each specification and how they compare is shown in the table below. Following the table is a discussion of each of these changes.
Introduction There are many interconnect technologies connect components in a system and an embedded designer is faced with an array of standards and technologies choose from. This paper explores the latest
More informationAgilent U2000 Series USB Power Sensors
Agilent U2000 Series USB Power Sensors Single/Multi-Channel Power Measurement Simple Setup Affordable Demo Guide Table of Contents Introduction 2 The Agilent N1918A Power 3 Analysis Manager Demonstration
More informationHigh-Level Data Link Control
High-Level Data Link Control This class of data link layer protocols includes High-level Data Link Control (HDLC), Link Access Procedure Balanced (LAPB) for X.25, Link Access Procedure for D-channel (LAPD)
More informationAgilent Testing Push-to-talk Over Cellular. Application Note
Agilent Testing Push-to-talk Over Cellular Application Note Table of Contents Introduction... 3 New Network Elements... 4 Error Sources... 5 Testing the Links... 5 Simulating Cell Transitions... 5 Signaling
More informationThe Next Generation in Automated Oscilloscope Test
The Next Generation in Automated Oscilloscope Test Spanning 100 MHz to 13 GHz, and varying in height from 1U to 8U, Agilent s family of LXI compliant oscilloscopes can accommodate virtually any automated
More informationRFC 6349 Testing with TrueSpeed from JDSU Experience Your Network as Your Customers Do
RFC 6349 Testing with TrueSpeed from JDSU Experience Your Network as Your Customers Do RFC 6349 is the new transmission control protocol (TCP) throughput test methodology that JDSU co-authored along with
More informationAgilent Television Power Consumption Testing. Application Note
Agilent Television Power Consumption Testing Application Note Introduction Today, there are many types of televisions (TVs) on the market: the cathode ray tube (CRT) TV, liquid crystal display (LCD) TV,
More informationHOW SUSTAINABLE ARE VOIP AND OTHER REAL- TIME PROTOCOLS?
HOW SUSTAINABLE ARE VOIP AND OTHER REAL- TIME PROTOCOLS? Ulrich Speidel, 'Etuate Cocker, Firas Ghazzi, Nevil Brownlee Department of Computer Science, The University of Auckland AGENDA VoIP Packet journeys
More informationA NOVEL RESOURCE EFFICIENT DMMS APPROACH
A NOVEL RESOURCE EFFICIENT DMMS APPROACH FOR NETWORK MONITORING AND CONTROLLING FUNCTIONS Golam R. Khan 1, Sharmistha Khan 2, Dhadesugoor R. Vaman 3, and Suxia Cui 4 Department of Electrical and Computer
More informationU7248A High Speed Inter-Chip (HSIC) Electrical Test Software Infiniium Oscilloscopes
U7248A High Speed Inter-Chip (HSIC) Electrical Test Software Infiniium Oscilloscopes Data Sheet This application is available in the following license variations Order N7248A for user-installed license
More informationTechnical Bulletin. Arista LANZ Overview. Overview
Technical Bulletin Arista LANZ Overview Overview Highlights: LANZ provides unparalleled visibility into congestion hotspots LANZ time stamping provides for precision historical trending for congestion
More informationAgilent Technologies Storage Area Network (SAN) Test System 1730 Series 1, 2 and 4Gb/s Fibre Channel Traffic Generators and Analyzers
Agilent Technologies Storage Area Network (SAN) Test System 1730 Series 1, 2 and 4Gb/s Fibre Channel Traffic Generators and Analyzers Data Sheet Applications Data performance test of Fibre Channel Networking
More informationLoop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements. Application Note 1304-6
Loop Bandwidth and Clock Data Recovery (CDR) in Oscilloscope Measurements Application Note 1304-6 Abstract Time domain measurements are only as accurate as the trigger signal used to acquire them. Often
More informationDDR Memory Overview, Development Cycle, and Challenges
DDR Memory Overview, Development Cycle, and Challenges Tutorial DDR Overview Memory is everywhere not just in servers, workstations and desktops, but also embedded in consumer electronics, automobiles
More informationBasic Multiplexing models. Computer Networks - Vassilis Tsaoussidis
Basic Multiplexing models? Supermarket?? Computer Networks - Vassilis Tsaoussidis Schedule Where does statistical multiplexing differ from TDM and FDM Why are buffers necessary - what is their tradeoff,
More informationPCI Express Base Specification Revision 1.0
PCI Express Base Specification Revision 1.0 April 29, 2002 REVISION REVISION HISTORY DATE 1.0 Initial release. 4/29/02 PCI-SIG disclaims all warranties and liability for the use of this document and the
More informationAgilent Technologies Performing Pre-VoIP Network Assessments. Application Note 1402
Agilent Technologies Performing Pre-VoIP Network Assessments Application Note 1402 Issues with VoIP Network Performance Voice is more than just an IP network application. It is a fundamental business and
More informationGuide to TCP/IP, Third Edition. Chapter 3: Data Link and Network Layer TCP/IP Protocols
Guide to TCP/IP, Third Edition Chapter 3: Data Link and Network Layer TCP/IP Protocols Objectives Understand the role that data link protocols, such as SLIP and PPP, play for TCP/IP Distinguish among various
More informationEthernet. Ethernet Frame Structure. Ethernet Frame Structure (more) Ethernet: uses CSMA/CD
Ethernet dominant LAN technology: cheap -- $20 for 100Mbs! first widely used LAN technology Simpler, cheaper than token rings and ATM Kept up with speed race: 10, 100, 1000 Mbps Metcalfe s Etheret sketch
More informationD1.2 Network Load Balancing
D1. Network Load Balancing Ronald van der Pol, Freek Dijkstra, Igor Idziejczak, and Mark Meijerink SARA Computing and Networking Services, Science Park 11, 9 XG Amsterdam, The Netherlands June ronald.vanderpol@sara.nl,freek.dijkstra@sara.nl,
More informationAgilent Technologies. Troubleshooting Three-Phase AC Motors with U1210 Series Handheld Clamp Meters. Application Note
Agilent Technologies Troubleshooting Three-Phase AC Motors with U1210 Series Handheld Clamp Meters Application Note INTRODUCTION In today s world, the three-phase AC induction motors are widely used in
More informationHow A V3 Appliance Employs Superior VDI Architecture to Reduce Latency and Increase Performance
How A V3 Appliance Employs Superior VDI Architecture to Reduce Latency and Increase Performance www. ipro-com.com/i t Contents Overview...3 Introduction...3 Understanding Latency...3 Network Latency...3
More informationAgilent Electronic Calibration (ECal) Modules for Vector Network Analyzers
Agilent Electronic Calibration (ECal) Modules for Vector Network Analyzers N4690 Series, 2-port Microwave ECal 85090 Series, 2-port RF ECal N4430 Series, 4-port ECal Technical Overview Control ECal directly
More informationWhat is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?
What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope? Application Note In the past, deciding between an equivalent time sampling oscilloscope and a real
More informationVoice over IP. Demonstration 1: VoIP Protocols. Network Environment
Voice over IP Demonstration 1: VoIP Protocols Network Environment We use two Windows workstations from the production network, both with OpenPhone application (figure 1). The OpenH.323 project has developed
More informationPCI-SIG ENGINEERING CHANGE NOTICE
PCI-SIG ENGINEERING CHANGE NOTICE TITLE: Separate Refclk Independent SSC Architecture (SRIS) DATE: Updated 10 January 013 AFFECTED DOCUMENT: PCI Express Base Spec. Rev. 3.0 SPONSOR: Intel, HP, AMD Part
More informationImproving Effective WAN Throughput for Large Data Flows By Peter Sevcik and Rebecca Wetzel November 2008
Improving Effective WAN Throughput for Large Data Flows By Peter Sevcik and Rebecca Wetzel November 2008 When you buy a broadband Wide Area Network (WAN) you want to put the entire bandwidth capacity to
More informationWhat is LOG Storm and what is it useful for?
What is LOG Storm and what is it useful for? LOG Storm is a high-speed digital data logger used for recording and analyzing the activity from embedded electronic systems digital bus and data lines. It
More informationFibre Channel over Ethernet in the Data Center: An Introduction
Fibre Channel over Ethernet in the Data Center: An Introduction Introduction Fibre Channel over Ethernet (FCoE) is a newly proposed standard that is being developed by INCITS T11. The FCoE protocol specification
More informationBuilding Enterprise-Class Storage Using 40GbE
Building Enterprise-Class Storage Using 40GbE Unified Storage Hardware Solution using T5 Executive Summary This white paper focuses on providing benchmarking results that highlight the Chelsio T5 performance
More informationAgilent N4010A Wireless Connectivity Test Set
Agilent N4010A Wireless Connectivity Test Set Data Sheet General Introduction The Agilent N4010A Wireless Connectivity Test Set is a measurement solution that enables efficient and lower cost test for
More informationNetwork Performance: Networks must be fast. What are the essential network performance metrics: bandwidth and latency
Network Performance: Networks must be fast What are the essential network performance metrics: bandwidth and latency Transmission media AS systems Input'signal'f(t) Has'bandwidth'B System'with'H(-) Output'signal'g(t)
More informationWritten examination in Computer Networks
Written examination in Computer Networks February 14th 2014 Last name: First name: Student number: Provide on all sheets (including the cover sheet) your last name, rst name and student number. Use the
More informationAgilent U2000 Series USB Power Sensors
Agilent U2000 Series USB Power Sensors Configuration Guide U2000 Series USB Power Sensors U2000A (10 MHz to 18 GHz) U2001A (10 MHz to 6 GHz) U2002A (50 MHz to 24 GHz) U2004A (9 khz to 6 GHz) U2000H (10
More informationData Link Protocols. 5.4 Framing
Data Link Protocols A Packets Data link layer Physical layer Frames Packets Data link layer Physical layer B Data Links Services Framing Error control Flow control Multiplexing Link Maintenance Security:
More informationThree Key Design Considerations of IP Video Surveillance Systems
Three Key Design Considerations of IP Video Surveillance Systems 2012 Moxa Inc. All rights reserved. Three Key Design Considerations of IP Video Surveillance Systems Copyright Notice 2012 Moxa Inc. All
More informationCOMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
More informationPXI and AXIe Modular Instrumentation
PXI and AXIe Modular Instrumentation M9018A PXIe Chassis M9502A AXIe Chassis M9505A AXIe Chassis Tested Computer List Technical Note DISCOVER the Alternatives...... Agilent MODULAR Products OVERVIEW This
More informationEffects of Filler Traffic In IP Networks. Adam Feldman April 5, 2001 Master s Project
Effects of Filler Traffic In IP Networks Adam Feldman April 5, 2001 Master s Project Abstract On the Internet, there is a well-documented requirement that much more bandwidth be available than is used
More informationIntroduction VOIP in an 802.11 Network VOIP 3
Solutions to Performance Problems in VOIP over 802.11 Wireless LAN Wei Wang, Soung C. Liew Presented By Syed Zaidi 1 Outline Introduction VOIP background Problems faced in 802.11 Low VOIP capacity in 802.11
More informationAgilent Balanced Measurement Example: Differential Amplifiers
Agilent Balanced Measurement Example: Differential Amplifiers Application Note 1373-7 Introduction Agilent Technologies has developed a solution that allows the most accurate method available for measuring
More informationPCI Express High Performance Reference Design
2015.10.13 AN-456-2.4 Subscribe The PCI Express High-Performance Reference Design highlights the performance of the Altera s PCI Express products. The design includes a high-performance chaining direct
More informationTCP in Wireless Mobile Networks
TCP in Wireless Mobile Networks 1 Outline Introduction to transport layer Introduction to TCP (Internet) congestion control Congestion control in wireless networks 2 Transport Layer v.s. Network Layer
More informationWHITE PAPER FUJITSU PRIMERGY SERVER BASICS OF DISK I/O PERFORMANCE
WHITE PAPER BASICS OF DISK I/O PERFORMANCE WHITE PAPER FUJITSU PRIMERGY SERVER BASICS OF DISK I/O PERFORMANCE This technical documentation is aimed at the persons responsible for the disk I/O performance
More informationUMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.
Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal
More informationAgilent Mobile WiMAX R&D Test Set Solutions: Software and Technical Support Contract
Agilent Mobile WiMAX R&D Test Set Solutions: Software and Technical Support Contract Product Overview Maximize the potential of the E6651A Mobile WiMAX test set and related software with the latest software
More informationAPPENDIX 1 USER LEVEL IMPLEMENTATION OF PPATPAN IN LINUX SYSTEM
152 APPENDIX 1 USER LEVEL IMPLEMENTATION OF PPATPAN IN LINUX SYSTEM A1.1 INTRODUCTION PPATPAN is implemented in a test bed with five Linux system arranged in a multihop topology. The system is implemented
More informationIxChariot Virtualization Performance Test Plan
WHITE PAPER IxChariot Virtualization Performance Test Plan Test Methodologies The following test plan gives a brief overview of the trend toward virtualization, and how IxChariot can be used to validate
More informationTrue Router Performance Testing
True Router Performance Testing Agilent Technologies RouterTester Application Note Introduction Measuring the performance of a gigabit router is not a simple task. A test campaign that exercises both the
More informationSharePoint Performance Optimization
White Paper AX Series SharePoint Performance Optimization September 2011 WP_SharePoint_091511.1 TABLE OF CONTENTS 1 Introduction... 2 2 Executive Overview... 2 3 SSL Offload... 4 4 Connection Reuse...
More informationWhitepaper. 802.11n The Next Generation in Wireless Technology
Whitepaper 802.11n The Next Generation in Wireless Technology Introduction Wireless technology continues to evolve and add value with its inherent characteristics. First came 802.11, then a & b, followed
More informationLab Exercise 802.11. Objective. Requirements. Step 1: Fetch a Trace
Lab Exercise 802.11 Objective To explore the physical layer, link layer, and management functions of 802.11. It is widely used to wireless connect mobile devices to the Internet, and covered in 4.4 of
More informationTechnology Note. PCI Express
Technology Note www.euresys.com info@euresys.com Copyright 2006 Euresys s.a. Belgium. Euresys is registred trademarks of Euresys s.a. Belgium. Other product and company names listed are trademarks or trade
More informationFIBRE CHANNEL PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION. FCTracer TM 4G Analyzer FCTracer TM 2G Analyzer
FIBRE CHANNEL PROTOCOL SOLUTIONS FOR TESTING AND VERIFICATION FCTracer TM 4G Analyzer FCTracer TM 2G Analyzer LeCroy, a worldwide leader in serial data test solutions, creates advanced instruments that
More informationAttenuation (amplitude of the wave loses strength thereby the signal power) Refraction Reflection Shadowing Scattering Diffraction
Wireless Physical Layer Q1. Is it possible to transmit a digital signal, e.g., coded as square wave as used inside a computer, using radio transmission without any loss? Why? It is not possible to transmit
More informationDATA COMMUNICATIONS AND NETWORKING. Solved Examples
Page 1 of 10 DATA COMMUNICATIONS AND NETWORKING Solved Examples References: STA: Stallings, Data and Computer Communications, 6 th ed. TAN: Tannenbaum, Computer Networks, 4 th ed.) 1. Given the following
More informationA10 ADC Return On Investment
WHITE PAPER A10 ADC Return On Investment Table of Contents Introduction...3 Streamline Operations to Maximize Efficiencies...3 Server Offload Is the Key...3 SSL Acceleration...4 TCP Optimization...5 RAM
More information