Board Design Guidelines for LVDS Systems

Size: px
Start display at page:

Download "Board Design Guidelines for LVDS Systems"

Transcription

1 Board Design Guidelines for LVDS Systems WP-DESLVDS-2.1 White Paper This white paper explains the basic PCB layout guidelines for designing low-voltage differential signaling (LVDS) boards using Altera FPGAs. Introduction LVDS is a high-speed, low-voltage, low-power, and low-noise general-purpose I/O interface standard. The low-voltage swing and differential current mode outputs significantly reduce electromagnetic interference (EMI). These outputs have fast edge rates that cause signal paths to act as transmission lines. Therefore, ultra-high-speed board design and differential signal theory knowledge is especially useful for designing a board containing Altera FPGAs that integrate LVDS. In addition, a number of factors, such as differential traces, impedance matching, crosstalk, and EMI, have to be considered while designing an LVDS board. Differential Traces LVDS utilizes a differential transmission scheme, which means that every LVDS signal uses two lines. The voltage difference between these two lines defines the value of the LVDS signal. For successful transmission of LVDS signals over differential traces, the following guidelines should be followed while laying out the board. To ensure minimal reflections and maintain the receiver s common mode noise rejection, run the differential traces as closely as possible after they leave the driving IC. Also, to avoid discontinuities in the differential impedance, the distance between the differential LVDS signals should remain constant over the entire length of the traces. To minimize skew, the electrical lengths between the differential LVDS traces should be the same. Arrival of one of the signals before the other creates a phase difference between the signal pair, which impairs the system performance by reducing the available receiver skew margin (RSKM). Minimize the number of vias or other discontinuities on the signal path. Any parasitic loading, such as capacitance, must be present in equal amounts to each line of the differential pair. To avoid signal discontinuities, arcs or 45 traces are recommended instead of 90 turns. Impedance Matching Due to the high speed of LVDS, impedance matching is very important, even for very short runs. Any discontinuities in the differential LVDS traces will cause signal reflections, thereby degrading the signal quality. These discontinuities also increase the common mode noise and will be radiated as EMI. The LVDS outputs, being current mode outputs, need a termination resistor to close the loop and will not work without the resistor termination. The value of this 101 Innovation Drive San Jose, CA Copyright 2010 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at Altera warrants performance of its semiconductor products to current specifications in accordance with Altera s standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. September 2010 Altera Corporation Feedback Subscribe

2 Page 2 Crosstalk Between LVDS and Single-Ended Signals termination resistor (RT) is chosen to match the differential impedance of the transmission line and can range from 90 to 110 (typically 100. Figure 1 shows the correct usage of the termination resistor. Figure 1. LVDS Termination Scheme From Transmitter ±5% 1/20 W + LVDS Receiver Buffer - The following guidelines should be used when selecting the termination resistor for an LVDS channel. Place the termination resistor at the far end of the differential interconnect from the transmitter. A single 100 resistor is sufficient. Use surface-mount thick-film or 0805-size chip resistors. Install the termination resistor within 7 mm of the receiver, as close to the receiver as possible. Crosstalk Between LVDS and Single-Ended Signals To reduce crosstalk between LVDS and single-ended signals such as LVTTL, SSTL-3, SSTL-2, and similar standards, the differential LVDS signals must be isolated from single-ended signals. If the LVDS and single-ended signals are not placed sufficiently apart from one another, the single-ended signals may cause some interference on the differential pair. The LVDS signal that runs closest to the single-ended signal trace will be affected more than the farther one, creating a difference that will not be rejected by the LVDS receiver as common mode noise. This interference is unlikely to cause the LVDS receiver to falsely trigger; however, it will degrade the signal quality of the LVDS signal, thereby reducing the noise margin. On the same PCB layer, the singleended signals should be placed at least 12 mm from the LVDS signals to avoid crosstalk effects. The VCC and ground planes can also be used to isolate the LVDS signal layers from the single-ended signal layers. Figure 2 shows the shielding of the LVDS layers from the single-ended layers using the power planes. Figure 2. Power Planes LVDS Layer VCC Plane GND Plane Single-Ended Signal Layer Board Design Guidelines for LVDS Systems September 2010 Altera Corporation

3 Electromagnetic Interference Page 3 Electromagnetic Interference Electromagnetic radiation is usually a cause for concern for designers because this radiation can propagate through transverse electromagnetic (TEM) waves. These waves can escape through shielding, causing a system to fail electromagnetic compliance (EMC) tests. With single-ended transmission such as CMOS or TTL, almost all of the field lines are free to radiate away from the conductor. Some of these field lines can travel as TEM waves, which may escape the system and thereby cause EMC problems. For LVDS differential signals, field lines tend to cancel each other out, and the electric fields tend to couple. These coupled fields are tied up with each other and thus are not allowed to escape. Only a few fringing fields escape out of this coupling. Therefore, LVDS, being a differential transmission system, generates less EMI compared to CMOS or TTL signals. Figure 3 shows the electromagnetic field effects in single-ended traces and differential pairs. Figure 3. Electromagnetic Field Effects Fringing Electromagnetic Fields Coupled Fields LVDS signals can be routed on the PCB microstrip (external layers) and stripline (middle layers). Figure 4 shows the electromagnetic field radiation for LVDS stripline and microstrip traces. Figure 4. Microstrip and Stripline Differential Pair Dimensions Microstrip Stripline September 2010 Altera Corporation Board Design Guidelines for LVDS Systems

4 Page 4 General PCB Guidelines For microstrip, the ground plane below couples additional field lines, thereby tying up more field lines and reducing the EMI effects. Stripline couples all of the field lines, thereby reducing EMI significantly, but it also has the following penalties: Considerably higher (typically one and a half times) propagation times than that of microstrip Needs additional vias Needs more layers Difficulty in achieving 100 differential impedance accurately In order to have maximum coupling of the magnetic field lines, the space between two conductors of a differential pair should be kept to a minimum. Figure 5 shows the dimensions of a stripline and microstrip pair. Figure 5. Microstrip and Stripline Differential Pair Dimensions W S W D + - B W S W D + - Microstrip Stripline For better coupling within a differential pair, make S < 2W, S < B, and D = 2S where: W width of a single trace in a differential pair S space between two traces of a differential pair D space between two adjacent differential pairs B thickness of the board General PCB Guidelines For good coupling between two conductors of a differential pair, the following rules should be followed: Space between the conductors should not be more than twice the width (S < 2W) Thickness of the board should be more than the space between the conductors (B > S) Space between two adjacent differential pairs should be greater than or equal to twice the space between the two individual conductors. (D > 2S) This section lists general PCB layout and supply voltage guidelines. The commonly used FR-4 material works well for low frequency (500 to 600 MHz) applications. G-TEK or Teflon can be considered for high-speed designs. Estimate the number, value, and type of decoupling capacitors required to develop an efficient PCB decoupling strategy during the early design phase, without going through extensive pre-layout simulations. Altera s Power Delivery Network (PDN) tool provides these critical pieces of information. Board Design Guidelines for LVDS Systems September 2010 Altera Corporation

5 LVDS Cables Page 5 1 For further information about the PDN tool that targets your FPGA, refer to the Power Distribution Network Design Tool webpage. When using LVDS devices, all the VCC_CKLK and VCC_CKOUT pins should be bypassed with a 0.1-, 0.01-, and F mica, ceramic or polystyrene 0805-size surface-mount chip capacitors connected in parallel. These capacitors should be placed immediately underneath the pins. In addition to these capacitors, another 2.7 F capacitor should be placed close to the pin. Keep the LVDS drivers and the receiver as close to any connectors as possible. The physical length of each trace between the transmitter outputs and the connector should be matched to within 5 mm of each other to reduce data skew. Isolate LVDS signals from TTL signals to reduce crosstalk (preferably on different layers). Separate LVDS ground and supply planes. Always use high-impedance, low-capacitance scope probes with a wide bandwidth scope. Keep stub lengths as short as possible. Multiple vias should be used to connect to power and ground planes. LVDS Cables Cables can be used to transfer the LVDS signals from one board to another. However, due to the specific impedance matching and low skew requirements, typical cables may not be suitable for LVDS. Use the following guidelines to select cables for LVDS applications: The cables must fulfill the matched impedance requirement of LVDS. Cables should have very low skew. The conductor pairs must be balanced (i.e., both of the conductors should incur the same delay while going through the cable). For low speed and very short runs, ribbon cables can be used. For longer runs and high speed, use twisted-pair cables (balanced twisted-pair cables work well in this application). If you use ribbon cables, the signal pairs must be separated by the ground wires, and the edge conductors of the ribbon cable should not be used to carry signals. Figure 6 shows a ribbon cable used for LVDS application. Figure 6. Ribbon Cable for Low Speed LVDS Applications GND GND Twin-axial cables can also be used for LVDS applications, as they are far more balanced then coaxial cables. In contrast to coaxial cables, twin-axial cables generate far less EMI due to the field cancellation effects. The coaxial and twin-axial cables are shown in Figure 7. September 2010 Altera Corporation Board Design Guidelines for LVDS Systems

6 Page 6 LVDS Connectors Figure 7. Coaxial and Twin-Axial Cables Coaxial Cable Twin-Axial Cable For optimum performance, use twisted-pair cables, because the LVDS receiver rejects whatever small common-mode electromagnetic radiation these cables pick up. For small distances (approximately 0.5 m), the CAT3 balanced twisted-pair cables work well. For distances greater than 0.5 m and data rates greater than 500 MHz, use CAT5 balanced cables. LVDS Connectors Connectors can be used to connect the LVDS signals from one board to another. Figure 8 shows good and bad examples of the LVDS connectors. In the right example, the differential pairs are the same length; in the left example, signals of the same differential pair have different lengths, thereby causing skew. Figure 8. Bad (left) and Good (right) LVDS Connectors Short Lead Long Lead Use the following guidelines while selecting connectors to be used for LVDS applications. Connectors must have low skew with matched impedance. Connectors with same length leads should be selected for lower skew and crosstalk. The two members of the same differential pair must be placed adjacent to each other on the connector. Ground pins should be placed between differential pairs. End pins of the connectors should preferably be grounded and must not be used for high-speed signals. All the unused pins of the connector should be properly terminated. Board Design Guidelines for LVDS Systems September 2010 Altera Corporation

7 Summary Page 7 Summary To benefit from the high speed and low noise of LVDS, designers must ensure that differential trace conductors, both on-board and going through connectors or cables, are closely coupled so as to have low noise and are well balanced for low skew and impedance matching. Further Information Document Revision History Table 1. Document Revision History Power Distribution Network Design Tool: Table 1 shows the revision history for this document. Date Version Changes September Minor text edit to Impedance Matching. Updated General PCB Guidelines. July Removed LVDS in APEX Devices, Figure 6. Minor text edits. July Initial release. September 2010 Altera Corporation Board Design Guidelines for LVDS Systems

6. LPDDR2 SDRAM Board Design Guidelines

6. LPDDR2 SDRAM Board Design Guidelines November 2012 EMI_DG_016-1.0 6. LPDDR2 SDRAM Board Design Guidelines EMI_DG_016-1.0 This chapter provides guidelines to improve your system's signal integrity and to successfully implement an LPDDR2 SDRAM

More information

2000 Mixed-Signal Products SLLA014A

2000 Mixed-Signal Products SLLA014A Design Notes 2000 Mixed-Signal Products SLLA014A IMPORTANT NOTICE Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service

More information

Design Guidelines for DisplayPort and HDMI Interfaces

Design Guidelines for DisplayPort and HDMI Interfaces 2015-11-02 AN-745 Subscribe The design guidelines help you implement the DisplayPort and High-Definition Multimedia Interface (HDMI) IP cores using Altera FPGA devices. These guidelines facilitate board

More information

PCB Design Guidelines for LVDS Technology

PCB Design Guidelines for LVDS Technology PCB Design Guidelines for LVDS Technology INTRODUCTION Technology advances has generated devices operating at clock speeds exceeding 100 MHz With higher clock rates and pico seconds edge rate devices PCB

More information

9. High-Speed Differential Signaling in Cyclone Devices

9. High-Speed Differential Signaling in Cyclone Devices 9. High-Speed Differential Signaling in Cyclone Devices C51009-1.6 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the technology

More information

11. High-Speed Differential Interfaces in Cyclone II Devices

11. High-Speed Differential Interfaces in Cyclone II Devices 11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the

More information

Understanding the Pre-Emphasis and Linear Equalization Features in Stratix IV GX Devices

Understanding the Pre-Emphasis and Linear Equalization Features in Stratix IV GX Devices Understanding the Pre-Emphasis and Linear Equalization Features in Stratix IV GX Devices AN-602-1.0 Application Note A high-speed signal travelling through a backplane is subject to high-frequency losses,

More information

Minimizing Ground Bounce & V CC Sag

Minimizing Ground Bounce & V CC Sag White Paper Introduction Today s semiconductor market demands faster devices with more functionality and higher input/output (I/O) counts. Faster devices exhibit faster edge rates, which, if not properly

More information

PART MAX9112 DO- DIN2 N.C. DO_- H L DO_+ L H. Maxim Integrated Products 1

PART MAX9112 DO- DIN2 N.C. DO_- H L DO_+ L H. Maxim Integrated Products 1 19-1771; Rev ; 9/ Single/Dual LVDS Line Drivers with General Description The single/dual low-voltage differential signaling (LVDS) transmitters are designed for high-speed applications requiring minimum

More information

PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide

PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide Application Note PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide Introduction This document explains how to design a PCB with Prolific PL-277x SuperSpeed USB 3.0 SATA Bridge

More information

White Paper DDR & DDR2 SDRAM Controller Compiler FAQ

White Paper DDR & DDR2 SDRAM Controller Compiler FAQ White Paper DDR & DDR2 SDRAM Controller Compiler FAQ Introduction The Altera DDR & DDR2 SDRAM Controller Compiler frequently asked questions (FAQ) white paper discusses the following topics: Hardware on

More information

_A 2 5 MAX9110 MAX9112. Maxim Integrated Products 1

_A 2 5 MAX9110 MAX9112. Maxim Integrated Products 1 19-2274; Rev ; 1/2 Dual LVDS Line Receiver General Description The dual low-voltage differential signaling (LVDS) receiver is ideal for applications requiring high speed, low power, and low noise. The

More information

High Speed Channel Design Using the SFF-8431 Protocol

High Speed Channel Design Using the SFF-8431 Protocol High peed Channel Design Using the FF-8431 rotocol AN-689 ubscribe This document enables engineers to design high speed channels conforming to the FF-8431 standard. It includes a case study of a board

More information

Differential Signaling Doesn t Require Differential Impedance. Or, How to Design a Differential Signaling Circuit

Differential Signaling Doesn t Require Differential Impedance. Or, How to Design a Differential Signaling Circuit Article for Printed Circuit Design By Lee W. Ritchey, 3Com Corporation Differential Signaling Doesn t Require Differential Impedance Or, How to Design a Differential Signaling Circuit That title may seem

More information

TI HDMI Design Guide. HDMI Design Guide. June 2007 High-Speed Interface Products 1

TI HDMI Design Guide. HDMI Design Guide. June 2007 High-Speed Interface Products 1 HDMI Design Guide June 2007 High-Speed Interface Products 1 Introduction This application note presents design guide lines helping users of the HDMI 3:1 mux-repeater, TMDS341A, to utilize the full performance

More information

5. Using MAX V Devices in Multi-Voltage Systems

5. Using MAX V Devices in Multi-Voltage Systems December 2010 MV51005-1.0 5. Using MAX V Devices in Multi-Voltage Systems MV51005-1.0 This chapter describes how to implement Altera devices in multi-voltage systems without damaging the device or the

More information

PCI Express PHY PCB Layout Guideline

PCI Express PHY PCB Layout Guideline Rev. 01 30 April 2005 Application note Document information Info Keywords Abstract Content pcb, layout, symmetry, loss, jitter This document provides a practical guideline for incorporating the PCI Express

More information

Using Altera MAX Series as Microcontroller I/O Expanders

Using Altera MAX Series as Microcontroller I/O Expanders 2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce

More information

MEETING EMI REQUIREMENTS IN HIGH SPEED BOARD DESIGNS WITH ALLEGRO PCB SI

MEETING EMI REQUIREMENTS IN HIGH SPEED BOARD DESIGNS WITH ALLEGRO PCB SI TECHNICAL PAPER MEETING EMI REQUIREMENTS IN HIGH SPEED BOARD DESIGNS WITH ALLEGRO PCB SI By Zhen Mu Cadence Design Systems, Inc. Even though Signal Integrity (SI) is becoming more and more critical in

More information

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers

High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers High-Speed Link Tuning Using Signal Conditioning Circuitry in Stratix V Transceivers AN678 Subscribe This application note provides a set of guidelines to run error free across backplanes at high-speed

More information

Figure 1 FPGA Growth and Usage Trends

Figure 1 FPGA Growth and Usage Trends White Paper Avoiding PCB Design Mistakes in FPGA-Based Systems System design using FPGAs is significantly different from the regular ASIC and processor based system design. In this white paper, we will

More information

Guidelines for Designing High-Speed FPGA PCBs

Guidelines for Designing High-Speed FPGA PCBs Guidelines for Designing High-Speed FPGA PCBs February 2004, ver. 1.1 Application Note Introduction Over the past five years, the development of true analog CMOS processes has led to the use of high-speed

More information

Stratix II Device System Power Considerations

Stratix II Device System Power Considerations Stratix II Device System Power Considerations June 2004, ver. 1.0 Application Note 355 Introduction Power Components Altera developed Stratix II devices using a 90-nm process technology optimized for performance

More information

IDT80HSPS1616 PCB Design Application Note - 557

IDT80HSPS1616 PCB Design Application Note - 557 IDT80HSPS1616 PCB Design Application Note - 557 Introduction This document is intended to assist users to design in IDT80HSPS1616 serial RapidIO switch. IDT80HSPS1616 based on S-RIO 2.0 spec offers 5Gbps

More information

Interfacing Altera Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems

Interfacing Altera Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems 2016.05.30 Interfacing Altera Devices with 3.3/3.0/2.5 V LVTTL/LVCMOS I/O Systems AN-447 Subscribe Transmission line effects can cause a large voltage deviation at the receiver. This deviation can damage

More information

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers AN-605-1.2 Application Note This application note describes how to use the on-chip signal quality monitoring

More information

PDN Design and FPGA Transceiver Performance

PDN Design and FPGA Transceiver Performance PDN Design and FPGA Transceiver Performance WP-01155-1.0 White Paper This document describes the advantages of modern switching voltage regulators in a power distribution network (PDN) design to achieve

More information

Implementing QPI Using the Transceiver Native PHY IP Core in Stratix V Devices

Implementing QPI Using the Transceiver Native PHY IP Core in Stratix V Devices 2015.12.17 Implementing QPI Using the Transceiver Native PHY IP Core in Stratix V Devices AN-687 Subscribe This application note describes how to implement the Intel QuickPath Interconnect (QPI) protocol

More information

Circuit Board Layout for Automotive Electronics

Circuit Board Layout for Automotive Electronics Circuit Board Layout for Automotive Electronics Todd H. Hubing Clemson University Clemson, South Carolina, USA 2007 IEEE EMC Symposium Honolulu, Hawaii What is Automotive Electronics? Harsh environment

More information

Design Notes SLLA038B

Design Notes SLLA038B Design Notes September 2002 Mixed-Signal Products SLLA038B IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements,

More information

Interface single-ended signal to DDR devices By Paul Li

Interface single-ended signal to DDR devices By Paul Li Interface single-ended signal to DDR devices By Paul Li Introduction Today s Gigahertz CPUs request high bandwidth on the PC board. The TTL signal on the board becomes the bottleneck since the maximum

More information

FPD-Link PCB and Interconnect Design-In Guidelines

FPD-Link PCB and Interconnect Design-In Guidelines FPD-Link PCB and Interconnect Design-In Guidelines INTRODUCTION The Flat Panel Display Link (FPD-Link) Transmitter s function is to convert a wide parallel TTL bus into a smaller faster LVDS interface,

More information

Design Guide for the Packaging of High Speed Electronic Circuits

Design Guide for the Packaging of High Speed Electronic Circuits IPC-2251 ASSOCIATION CONNECTING ELECTRONICS INDUSTRIES Design Guide for the Packaging of High Speed Electronic Circuits Developed by the IPC-2251 Task Group (D-21a) of the High Speed/ High Frequency Committee

More information

AX88180 Gigabit Ethernet Controller Application Design Note

AX88180 Gigabit Ethernet Controller Application Design Note AX88180 Gigabit Ethernet Controller Revision 1.02 May 11 th, 2010 1 Revision History AX88180 Gigabit Ethernet Controller Revision Date Description 1.00 2008/08/15 Initial Release 1.01 2008/09/09 1. Update

More information

Using Pre-Emphasis and Equalization with Stratix GX

Using Pre-Emphasis and Equalization with Stratix GX Introduction White Paper Using Pre-Emphasis and Equalization with Stratix GX New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes

More information

Eatman Associates 2014 Rockwall TX 800-388-4036 rev. October 1, 2014. Striplines and Microstrips (PCB Transmission Lines)

Eatman Associates 2014 Rockwall TX 800-388-4036 rev. October 1, 2014. Striplines and Microstrips (PCB Transmission Lines) Eatman Associates 2014 Rockwall TX 800-388-4036 rev. October 1, 2014 Striplines and Microstrips (PCB Transmission Lines) Disclaimer: This presentation is merely a compilation of information from public

More information

Grounding Demystified

Grounding Demystified Grounding Demystified 3-1 Importance Of Grounding Techniques 45 40 35 30 25 20 15 10 5 0 Grounding 42% Case 22% Cable 18% Percent Used Filter 12% PCB 6% Grounding 42% Case Shield 22% Cable Shielding 18%

More information

Design for Speed: A Designer s Survival Guide to Signal Integrity. Overview

Design for Speed: A Designer s Survival Guide to Signal Integrity. Overview Slide -1 Design for Speed: A Designer s Survival Guide to Signal Integrity Introducing the Ten Habits of Highly Successful Board Designers with Dr. Eric Bogatin, Signal Integrity Evangelist, Bogatin Enterprises,

More information

Creating an FPGA Power Tree

Creating an FPGA Power Tree AN-721 Subscribe An FPGA power tree is a graphical representation of your system s power management architecture. The power tree illustrates the main supply power flow through a tree of power converters

More information

App Note 202 Design Considerations in Mixed Signal System Boards

App Note 202 Design Considerations in Mixed Signal System Boards App Note 202 Design Considerations in Mixed Signal System Boards This application note is for use in conjunction with Anadigm software which is subject to the terms of an Anadigm software license. This

More information

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET

ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide

More information

PART. MAX9153EUI -40 C to +85 C 28 TSSOP LVDS MAX9154EUI -40 C to +85 C 28 TSSOP LVPECL T X MAX9110. Maxim Integrated Products 1

PART. MAX9153EUI -40 C to +85 C 28 TSSOP LVDS MAX9154EUI -40 C to +85 C 28 TSSOP LVPECL T X MAX9110. Maxim Integrated Products 1 19-2167; Rev 0; 10/01 Low-Jitter, 800Mbps, 10-Port LVDS General Description The low-jitter, low-voltage differential signaling (LVDS) repeaters are ideal for applications that require high-speed data or

More information

Signal Integrity: Tips and Tricks

Signal Integrity: Tips and Tricks White Paper: Virtex-II, Virtex-4, Virtex-5, and Spartan-3 FPGAs R WP323 (v1.0) March 28, 2008 Signal Integrity: Tips and Tricks By: Austin Lesea Signal integrity (SI) engineering has become a necessary

More information

Design Considerations for Mixed-Signal How to Design a PCB Layout

Design Considerations for Mixed-Signal How to Design a PCB Layout How to Design a PCB Layout Application Note 1. Introduction This application note aims at providing you with some recommendations to achieve improved performance. The initial assumptions are the following:

More information

Intel Layout Checklist (version 1.0)

Intel Layout Checklist (version 1.0) Intel 82566 Layout Checklist (version 1.0) Project Name Fab Revision Date Designer Intel Contact SECTION CHECK ITEMS REMARKS DONE General Obtain the most recent documentation and specification updates

More information

Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs

Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs AN-628-1.0 Application Note This application note describes how to use the Agilent 3070 test system to achieve faster programming

More information

CLOCK SYSTEM DESIGN APPLICATION NOTE AN-01. Introduction

CLOCK SYSTEM DESIGN APPLICATION NOTE AN-01. Introduction SY10H842 CLOCK SYSTEM DESIGN Introduction Clock distribution is a significant design challenge for systems operating above 25MHz. The Micrel-Synergy Semiconductor PECL series of clock chips simplifies

More information

White Paper The Need for Dynamic Phase Alignment in High-Speed FPGAs

White Paper The Need for Dynamic Phase Alignment in High-Speed FPGAs Introduction White Paper The Need for Dynamic Phase Alignment in High-Speed FPGAs With the explosion of data, voice, and video traffic across many markets, FPGAs are now being used in applications that

More information

PCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS

PCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS OOOO1 PCB Design Conference - East Keynote Address September 12, 2000 EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS By Henry Ott Consultants Livingston, NJ 07039 (973) 992-1793 www.hottconsultants.com

More information

Designing with High-Density BGA Packages for Altera Devices

Designing with High-Density BGA Packages for Altera Devices 2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse

More information

This chapter provides guidelines for the sensitive circuits associated with the system application of the USB331X.

This chapter provides guidelines for the sensitive circuits associated with the system application of the USB331X. AN 16.9 USB331x USB Transceiver Layout Guidelines 1 Introduction 1.1 Audience 1.2 Overview The USB331X provides the physical layer interface (PHY) in systems using Hi-Speed USB. Proper design techniques

More information

PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing

PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing PCB Dielectric Material Selection and Fiber Weave Effect on High-Speed Channel Routing AN-528-1.1 Application Note Differential Signaling As data rates increase, designers are increasingly moving away

More information

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2

More information

Wired Trigger Bus Physical Aspects

Wired Trigger Bus Physical Aspects Wired Trigger Bus Physical Aspects By David Owen Pickering Interfaces This paper provides information about the physical aspects of the wired trigger bus used in the LXI Standard and provides some background

More information

DisplayPort PCB layout guidelines

DisplayPort PCB layout guidelines Rev. 01 5 March 2009 Application note Document information Info Keywords Abstract Content DisplayPort, PTN33xx, CBTL061xx, PCB, layout, signal integrity, symmetry, loss, jitter This document provides a

More information

Layout and Termination Techniques For Cypress Clock Generators

Layout and Termination Techniques For Cypress Clock Generators fax id: 3612 Layout and Termination Techniques For ypress lock enerators ypress Semiconductor makes a variety of PLL-based clock generators. This application note provides a set of recommendations to optimize

More information

Here, we derive formulas for computing crosstalk and show how to reduce it using well designed PCB layer stacks.

Here, we derive formulas for computing crosstalk and show how to reduce it using well designed PCB layer stacks. Crosstalk Ground and power planes serve to: Provide stable reference voltages Distribute power to logic devices Control crosstalk Here, we derive formulas for computing crosstalk and show how to reduce

More information

An Introduction to Electronics Systems Packaging Prof. L. Umanand Department of Electronic Systems Engineering Indian Institute of Science, Bangalore

An Introduction to Electronics Systems Packaging Prof. L. Umanand Department of Electronic Systems Engineering Indian Institute of Science, Bangalore An Introduction to Electronics Systems Packaging Prof L Umanand Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No # 04 Lecture No # 18 Electrical Issues IV Interconnection

More information

Power Distribution Network Planning

Power Distribution Network Planning BEYOND DESIGN C O L U M N Power Distribution Network Planning by Barry Olney IN-CIRCUIT DESIGN PTY LTD AUSTRALIA SUMMARY: The power distribution network (PDN) of a multilayer PCB should distribute low

More information

The Bypass Capacitor in High-Speed Environments

The Bypass Capacitor in High-Speed Environments The Bypass Capacitor in High-Speed Environments SCBA007A November 199 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product

More information

USB-Blaster Download Cable User Guide

USB-Blaster Download Cable User Guide USB-Blaster Download Cable User Guide Subscribe UG-USB81204 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to USB-Blaster Download Cable...1-1 USB-Blaster Revision...1-1

More information

PCB Layer Stack-up. Albert Schweitzer Fine Line Gesellschaft für Leiterplattentechnik mbh Itterpark 4, D Hilden Vers. 1.

PCB Layer Stack-up. Albert Schweitzer Fine Line Gesellschaft für Leiterplattentechnik mbh Itterpark 4, D Hilden Vers. 1. PCB Layer Stack-up Technical Workshop 16. / 17. September 2015 Hilden, Germany Albert Schweitzer Fine Line Gesellschaft für Leiterplattentechnik mbh Itterpark 4, D-40724 Hilden 15.09.2015 Vers. 1.2 Introduction

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

Hardware Design Considerations for MCR20A IEEE Devices

Hardware Design Considerations for MCR20A IEEE Devices Freescale Semiconductor Application Note Document Number: AN5003 Rev. 0, 07/2015 Hardware Design Considerations for MCR20A IEEE 802.15.4 Devices 1 Introduction This application note describes Printed Circuit

More information

Reducing Electromagnetic Interference (EMI) With Low Voltage Differential Signaling (LVDS)

Reducing Electromagnetic Interference (EMI) With Low Voltage Differential Signaling (LVDS) Application Report SLLA030C September 2000 Revised June 2002 Reducing Electromagnetic Interference (EMI) With Low Voltage Differential Signaling (LVDS) Elliott Cole High-Performance Analog ABSTRACT This

More information

Application Note AN:005. FPA Printed Circuit Board Layout Guidelines. Introduction Contents. The Importance of Board Layout

Application Note AN:005. FPA Printed Circuit Board Layout Guidelines. Introduction Contents. The Importance of Board Layout FPA Printed Circuit Board Layout Guidelines By Paul Yeaman Principal Product Line Engineer V I Chip Strategic Accounts Introduction Contents Page Introduction 1 The Importance of 1 Board Layout Low DC

More information

6. Nios II Processor Revision History

6. Nios II Processor Revision History 6. Nios II Processor Revision History May 2011 NII51018-11.0.0 NII51018-11.0.0 Each release of the Nios II Embedded Design Suite (EDS) introduces improvements to the Nios II processor, the software development

More information

Via Optimization Techniques for High-Speed Channel Designs

Via Optimization Techniques for High-Speed Channel Designs Via Optimization Techniques for High-Speed Channel Designs May 2008, version 1.0 Application Note 529 Introduction As more designs move toward high-speed serial links with picosecond edge rates, any impedance

More information

USB 3.0 Hub Controller

USB 3.0 Hub Controller Genesys Logic, Inc. USB 3.0 Hub Controller Design Guide Revision 2.11 Jan. 06, 2015 Copyright Copyright 2015 Genesys Logic, Inc. All rights reserved. No part of the materials shall be reproduced in any

More information

11.6 The Return-Current Distribution in a Differential Pair

11.6 The Return-Current Distribution in a Differential Pair Page 1 of 6 [ Team LiB ] 11.6 The Return-Current Distribution in a Differential Pair When the spacing between two edge-coupled microstrip transmission lines is greater than three times their line width,

More information

Enpirion Power Datasheet ES1030QI Power Rail Sequencer

Enpirion Power Datasheet ES1030QI Power Rail Sequencer Enpirion Power Datasheet ES1030QI Power Rail Sequencer Features Four enable outputs Four power good feedback signals Can be chained with additional devices to achieve >16 sequenced rails Precise, adjustable

More information

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS Description. Features. Block Diagram DATASHEET

3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS Description. Features. Block Diagram DATASHEET DATASHEET 3.3 VOLT ZERO DELAY, LOW SKEW BUFFER ICS671-03 Description The ICS671-03 is a low phase noise, high speed PLL based, 8 output, low skew zero delay buffer. Based on IDT s proprietary low jitter

More information

An Overview of LVDS Technology

An Overview of LVDS Technology An Overview of LVDS Technology INTRODUCTION Recent growth in high-end processors, multi-media, virtual reality and networking has demanded more bandwidth than ever before. But the point-to-point physical

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

Errata Sheet for Stratix V Devices

Errata Sheet for Stratix V Devices Errata Sheet for Stratix V Devices ES-01034-1.7 Errata Sheet This errata sheet provides information about known device issues affecting Stratix V. Production Device Issues for Stratix V Devices Table 1

More information

Application and Design Considerations for the CDC5XX Platform of Phase-Lock Loop Clock Drivers

Application and Design Considerations for the CDC5XX Platform of Phase-Lock Loop Clock Drivers Application and Design Considerations for the CDC5XX Platform of Phase-Lock Loop Clock Drivers SCAA028 April 1996 1 IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products

More information

Printed Circuit Boards. Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools

Printed Circuit Boards. Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools Printed Circuit Boards (PCB) Printed Circuit Boards Bypassing, Decoupling, Power, Grounding Building Printed Circuit Boards CAD Tools 1 Bypassing, Decoupling, Power, Grounding 2 Here is the circuit we

More information

3.3V, 8-Channel, 2:1 Gigabit Ethernet LAN Switch with LED Switch Evaluation Board User's Manual

3.3V, 8-Channel, 2:1 Gigabit Ethernet LAN Switch with LED Switch Evaluation Board User's Manual 3.3V, 8-Channel, 2:1 Gigabit Ethernet LAN Switch with LED Switch Evaluation Board User's Manual EVAL BOARD USER S MANUAL Overview The NS3L500 is an 8 channel 2:1 LAN switch with 3 additional built in SPDT

More information

AN4619 Application note

AN4619 Application note Application note STLC2690 PCB layout guideline Introduction This application note provides a guideline for PCB implementation of the STCL2690 in a typical mobile handset. This guideline is essential to

More information

AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation

AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation Abstract EMC compatibility is becoming a key design

More information

Material: FR-4 Copper thickness: 1.0 to 2.0 ounces Dielectric thickness: 37 mils (1 mm finished board thickness)

Material: FR-4 Copper thickness: 1.0 to 2.0 ounces Dielectric thickness: 37 mils (1 mm finished board thickness) AN 15.17 PCB Layout Guide for USB Hubs Introduction Two Layer PCB PCB Constraints This application note provides information on designing a printed circuit board (PCB) for the SMSC USB251x/xB Family of

More information

14 DIFFERENTIAL TRACES AND IMPEDANCE

14 DIFFERENTIAL TRACES AND IMPEDANCE 14 DIFFERENTIAL TRACES AND IMPEDANCE BACKGROUND We generally think of signals propagating through our circuits in one of three commonly understood modes: single-ended, differential mode, or common mode.

More information

Interface LVDS Signals Using Pericom Switches PI3V512 / PI3HDMI412FT-B. Table of Contents

Interface LVDS Signals Using Pericom Switches PI3V512 / PI3HDMI412FT-B. Table of Contents Interface LVDS Signals Using Pericom Switches PI3V512 / PI3HDMI412FT-B Table of Contents 1. Introduction... 2 2. Applications... 2 3. PI3V512 and PI3HDMI412FT-B in LVDS Applications... 3 4. The bandwidth/

More information

Gen Gen Gen Gen4 16.0

Gen Gen Gen Gen4 16.0 DRIVING LONG PCIE CLOCK LINES 1. Introduction This Application Note makes recommendations for driving long PCIe clock lines based on maintaining the PCIe clock signal integrity and performance required

More information

This application note is written for a reader that is familiar with Ethernet hardware design.

This application note is written for a reader that is familiar with Ethernet hardware design. AN18.6 SMSC Ethernet Physical Layer Layout Guidelines 1 Introduction 1.1 Audience 1.2 Overview SMSC Ethernet products are highly-integrated devices designed for 10 or 100 Mbps Ethernet systems. They are

More information

REV CHANGE DESCRIPTION NAME DATE. A Release

REV CHANGE DESCRIPTION NAME DATE. A Release REV CHANGE DESCRIPTION NAME DATE A Release 10-15-09 Any assistance, services, comments, information, or suggestions provided by SMSC (including without limitation any comments to the effect that the Company

More information

M-LVDS Signaling Rate Versus Distance

M-LVDS Signaling Rate Versus Distance Application Report SLLA127 April 2003 M-LVDS Signaling Rate Versus Distance High-Performance Linear/Interface Products ABSTRACT Multipoint LVDS (M-LVDS) devices provide a new class of high-speed, low-power,

More information

Testing Impulse Noise Tolerance

Testing Impulse Noise Tolerance Testing Impulse Noise Tolerance May 19, 2015 Larry Cohen Overview Purpose: Describe some potential methods for testing impulse noise tolerance Test methods described also useful for in-house RF immunity

More information

AN PCB design and layout guidelines for CBTL04083A/CBTL04083B. Document information

AN PCB design and layout guidelines for CBTL04083A/CBTL04083B. Document information PCB design and layout guidelines for CBTL04083A/CBTL04083B Rev. 1 22 July 2011 Application note Document information Info Content Keywords high-speed signal, PCB, layout, loss, jitter Abstract This document

More information

Common Mode Choke Filtering Improves CMRR in Ethernet Transformer Applications. Application Note. June 2011

Common Mode Choke Filtering Improves CMRR in Ethernet Transformer Applications. Application Note. June 2011 Common Mode Choke Filtering Improves CMRR in Ethernet Transformer Applications June 2011 Application Note Common mode chokes provide an effective EMI filtering solution for Ethernet transformer applications.

More information

4-Port LVDS and LVTTL-to-LVDS Repeaters

4-Port LVDS and LVTTL-to-LVDS Repeaters 19-2616; Rev 0; 10/02 4-Port LVDS and LVTTL-to-LVDS Repeaters General Description The low-jitter, low-voltage differential signaling LVDS/LVTTL-to-LVDS repeaters are ideal for applications that require

More information

Analog Layout and Grounding Techniques

Analog Layout and Grounding Techniques Introduction When low-level or high-precision circuitry is being designed, a lot of care is usually given to the details of the circuit schematic and how the signal runs are routed. But the way the circuitry

More information

DS90CR213/DS90CR Bit Channel Link 66 MHz

DS90CR213/DS90CR Bit Channel Link 66 MHz 21-Bit Channel Link 66 MHz General Description The DS90CR213 transmitter converts 21 bits of CMOS/TTL data into three LVDS (Low Voltage Differential Signaling) data streams. A phase-locked transmit clock

More information

Tips for PCB Vias Design

Tips for PCB Vias Design Tips for PCB Vias Design Terms of using this article This article is primarily for internal use in Quick teck PCB design department. Now we decided to open it up publicly. We try to ensure the information

More information

Keywords: layout, pcb, mixed signal, rf pcb, board design, board layout, wireless, printed circuit board, stripline, transmission line

Keywords: layout, pcb, mixed signal, rf pcb, board design, board layout, wireless, printed circuit board, stripline, transmission line Maxim > Design Support > Technical Documents > Tutorials > Wireless and RF > APP 5100 Keywords: layout, pcb, mixed signal, rf pcb, board design, board layout, wireless, printed circuit board, stripline,

More information

MK2746 DVD/MPEG CLOCK SOURCE. Features. Description. Block Diagram DATASHEET

MK2746 DVD/MPEG CLOCK SOURCE. Features. Description. Block Diagram DATASHEET DATASHEET MK2746 Description The MK2746 is a low cost, low jitter, high performance clock synthesizer for DVD and other MPEG2 based applications. Using analog Phase Locked Loop (PLL) techniques, the device

More information

Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide

Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide 2016.12.05 Altera I/O Phase-Locked Loop (Altera IOPLL) IP Core User Guide UG-01155 Subscribe The Altera IOPLL megafunction IP core allows you to configure the settings of Arria 10 I/O PLL. Altera IOPLL

More information

Output Terminations for SiT9120/9121/9122 and SiT3821/3822 Driving LVPECL, LVDS, CML, and HCSL Clock Receiver Interfaces

Output Terminations for SiT9120/9121/9122 and SiT3821/3822 Driving LVPECL, LVDS, CML, and HCSL Clock Receiver Interfaces November 2013 Output Terminations for SiT9120/9121/9122 and SiT3821/3822 Driving, LVDS, CML, and HCSL Clock Receiver Interfaces Table of Contents 1 Introduction... 2 2 Output... 2 2.1 Termination Recommendations

More information

AP24026. Microcontroller. EMC Design Guidelines for Microcontroller Board Layout. Microcontrollers. Application Note, V 3.

AP24026. Microcontroller. EMC Design Guidelines for Microcontroller Board Layout. Microcontrollers. Application Note, V 3. Microcontroller Application Note, V 3.0, April 2005 AP24026 for Microcontroller Board Layout Microcontrollers Never stop thinking. TriCore Revision History: 2005-04 V 3.0 Previous Version: 2001-04 Page

More information

Features. Applications SOT-23-5

Features. Applications SOT-23-5 135MHz, Low-Power SOT-23-5 Op Amp General Description The is a high-speed, unity-gain stable operational amplifier. It provides a gain-bandwidth product of 135MHz with a very low, 2.4mA supply current,

More information