DIMM Technologies DIMM (dual inline memory module) Has independent pins on opposite sides of module

Save this PDF as:
 WORD  PNG  TXT  JPG

Size: px
Start display at page:

Download "DIMM Technologies DIMM (dual inline memory module) Has independent pins on opposite sides of module"

Transcription

1 A+ Guide to Hardware, 4e Chapter 6 Upgrading Memory Objectives Learn about the different kinds of physical memory and how they work Learn how to upgrade memory Learn how to troubleshoot problems with memory Introduction Memory technologies have evolved rapidly Study development to grasp current technology Memory-related tasks performed by a PC technician Upgrading memory Adding more memory to a system Troubleshooting problems with memory RAM Technologies RAM (random access memory) Holds data and instructions used by CPU Volatile (data does not persist after PC is turned off) ROM (read-only memory) In firmware on motherboard; e.g., ROM BIOS Non-volatile (retains data after PC is turned off) Reviewing other salient features of RAM RAM is stored in modules: DIMMs, RIMMs, SIMMs Types: static RAM (SRAM) and dynamic RAM (DRAM) Memory cache is made up of SRAM (it is faster) RAM Technologies (continued) Differences among DIMM, RIMM, and SIMM modules Width of the data path each module accommodates The way data moves from system bus to the module Older DRAM worked asynchronously with system bus Newer DRAM works synchronously with system bus Retrieves data faster as it keeps time with system clock Goal of each new technology Increase overall throughput while retaining accuracy SIMM Technologies SIMMS have a 32-bit data path Speeds (access times): 60, 70, 80 nanoseconds (ns) Smaller number indicates greater speed Components making up the access time Processor requests the data Memory controller locates data on the SIMM Data is placed on the memory bus The processor reads the data off the bus Memory controller refreshes memory chip on SIMM DIMM Technologies DIMM (dual inline memory module) Has independent pins on opposite sides of module 1

2 Can have memory chips on one or two sides Has 168, 184, or 240 pins on edge connector Has a 64-bit data path and holds 8 MB - 2 GB RAM Synchronous DRAM (SDRAM) Has two notches, and uses 168 pins DDR (Double Data Rate) and DDR2 DIMM DDR SDRAM runs 2 x faster than regular SDRAM DDR2 SDRAM is faster than DDR, uses less power DDR Verses DDR2 DDR memories are officially found in 266 MHz, 333 MHz and 400 MHz versions, DDR2 memories are found in 400, 533, 667and 800 MHz + versions. Both types transfer two data per clock cycle. DDR memories are fed with 2.5 V while DDR2 memories are fed with 1.8 V. DDR Verses DDR2 On DDR memories the resistive termination necessary for making the memory work is located on the motherboard, DDR2: this circuit is located inside the memory chip. This is one of the reasons why it is not possible to install DDR2 memories on DDR sockets and vice-versa. DDR modules have 184 contacts DDR2 modules have 240 contacts. Internally the controller inside DDR memories works preloading two data bits from the storage area (task known as prefetch ) while the controller inside DDR2 memories works loading four bits in advance. DDR2: Latencies On DDR memories the CAS Latency (CL) parameter which is the time the memory delays delivering a requested data, can be of 2, 2.5 or 3 clock cycles. On DDR2 memories CL can be of 3, 4 or 5 clock cycles. On DDR2 memories, depending on the chip, there is an additional latency (AL) of 0, 1, 2, 3, 4 or 5 clock cycles. So in a DDR2 memory with CL4 and AL1 the latency is 5. LAPTOP - SODIMM SODIMM is Small Outline DIMM. SODIMM is a smaller DIMM which is designed for use in notebook computers and other space-restricted environments. SODIMM is sometimes written as SO-DIMM. Thee types of SODIMM s CAS When selecting a RAM card, the lower the CAS latency (given the same clock speed), the better the system performs. Current DDR RAM should have a CAS latency of about 3, or optimally 2 (and more recently 1.5). DDR2 RAM can have latencies ranging from 2.5 to 6. DDR2: Latencies DDR2 memories work with higher latencies than DDR memories. In other words, they delay more clock cycles to deliver a requested data. Does this mean that DDR2 memories are slower than DDR memories? Not necessarily. They delay more clock cycles, but not necessarily more time. 2

3 If we compare a DDR memory to a DDR2 memory running under the same clock, the one with the lower latency will be the fastest. Thus, if you have a DDR400 CL3 memory and a DDR2-400 CL4 memory, your DDR400 will be faster. Keep in mind that DDR2 memories have an additional parameter called AL (additional latency), which must be added to their nominal latency (CL) in order to get the total latency. When comparing memories with different speeds, you need to consider the clock in your math. On a DDR400 CL3 memory, this 3 means that the memory delays three clock cycles to start delivering the requested data. Since this memory runs at 200 MHz, each clock tick measures 5 ns (T= 1/f). Thus its latency is 15 ns. Now on a DDR2-533 CL3 AL0 memory, this 3 also means that the memory delays three clock cycles to start delivering the request data, but since this memory runs at 266 MHz, each clock tick measures 3.75 ns, so its latency is of ns, making this memory faster to data delivery than our DDR400 CL3 memory. So a DDR2-533 CL4 and AL0 memory has the same latency as a DDR400 CL3. Notice that we are assuming the additional latency as zero, or we would need to take it into account, i.e., a DDR2 CL3 AL1 memory has in reality a latency of four clock cycles. Some manufacturers announce their memory module latencies thru a series of four number, like or or The latency we ve been talking about (CL) is the first number on the sequence. How To Read CAS RAM manufacturers typically list the recommended timing for their RAM as a series of four integers separated by dashes (e.g or or and so on). These four integers refer to the following settings, CL - TRCD - TRP - TRAS. CL CL = CAS Latency time: The time it takes between a command having been sent to the memory and when it begins to reply to it. It is the time it takes between the processor asking for some data from the memory and the memory returning it. TRCD TRCD = DRAM RAS# to CAS# Delay: The number of clock cycles performed between activating the Row Access Strobe and the Column Access Strobe. This parameter relates to the time it takes to access stored data. TRP TRP = DRAM RAS# Precharge: The amount of time between the 'precharge' command and the 'active' command. The 'precharge' command closes memory that was accessed and the 'active' command signifies that a new read/write cycle can begin. TRAS TRAS = Active to Precharge delay: The total time that will elapse between an active state and precharge state. What the heck does it mean? 3

4 The lower the CAS latency (given the same clock speed), the less time it takes to fetch data from it. So in novice terms, 'the lower CAS latency, the better it is.' DDR3 SDRAM DDR3 is part of the SDRAM family of technologies and is one of the many DRAM (dynamic random access memory) implementations. DDR3 SDRAM is an improvement over its predecessor, DDR2 SDRAM. DDR3 SDRAM The primary benefit of DDR3 is the ability to transfer I/O data at eight times the data rate of the memory cells it contains, thus enabling higher bus rates and higher peak rates than earlier memory technologies. However, there is no corresponding reduction in latency, which is therefore proportionally higher. DDR3 standard allows for chip capacities of 512 megabits to 8 gigabits, effectively enabling a maximum memory module size of 16 gigabytes DDR3 SDRAM DDR3 memory provides a reduction in power consumption of 30% compared to DDR2 modules due to DDR3's 1.5 V supply voltage compared to DDR2's 1.8 V or DDR's 2.5 V. The 1.5 V supply voltage works well with the 90 nanometer fabrication technology used in the original DDR3 chips. Error Checking and Parity Bank: smallest group of working memory chips Example: eight memory chips used in 8-bit data path Parity: error-checking based on an extra (ninth) bit Odd parity: parity bit is set to make odd number of ones Even parity: parity bit set to make even number of ones Parity error: number of bits conflicts with parity used Example: odd number of bits read in even parity system ECC (error-correcting code) Detects and corrects an error in a single bit Application: ECC makes 64-bit DIMM a 72-bit module DDR3 SDRAMs are following the same path that previous generations of DDR & SDRAMs have, and are thus slated to provide higher data rates than DDR2 SDRAMs. This new architecture comes with enhancements that help with the design of the physical layer, system, and controller interface. Architectural changes were required to enable external controllers to communicate at these higher rates and the DDR3 memory device to provide I/O throughput up to 1,600 Mbps. The performance limiter for DRAMs has been and continues to be the internal memory array. Increasing external data rates to keep up with performance demands is difficult to scale at the internal memory array level. The DDR2 architecture uses a 4n prefetch scheme that enables four words to be accessed in the internal memory array for every command. This was not sufficient to keep up with higher external data rates, however, and an 8n 4

5 prefetch was introduced with DDR3. Because calibration for improved timing is essential with higher data rates, the DDR3 architecture has introduced two new features. MPR& JEDEC MPR For read calibration during initialization, a multi-purpose register (MPR) provides the means for calibrating the read operation at the controller side, with a data pattern sent out from this register rather than the memory array. This feature can be useful when the memory array is not used to generate the data read pattern. JEDEC For applications requiring the use of DDR3 DIMMs, the JEDEC standard prescribes the fly-by topology. This fly-by topology is different than DDR2 DIMMs, where the signals are routed to arrive at the same time for all of the memory components on the DIMM. In the case of the fly-by topology, signals are routed to each component in serial-like fashion and flight times to memory devices are skewed. This improves signal integrity from the reduction of stubs but requires additional complexity for the controller. JEDEC In the case of the fly-by topology, signals are routed to each component in serial-like fashion and flight times to memory devices are skewed. This improves signal integrity from the reduction of stubs but requires additional complexity for the controller. DDR3 - SPEEDS DDR ,400 MB/s DDR ,533 MB/s DDR ,667 MB/s DDR ,800 MB/s DDR3 CAS Latency and RAS Latency Two ways of measuring speed CAS stands for column access strobe RAS stands for row access strobe Both types measure read/write clock cycles Two or three clock cycles per column or row of data CAS latency is used more than RAS latency 5

6 Tin or Gold Leads Connectors inside memory slots are tin or gold Edge connectors on memory modules follow suit Tin leads should match tin connectors Gold leads should match gold connectors Prevents corrosive chemical reactions between metals Memory Speeds Measures: ns, MHz, PC rating, CAS or RAS Latency Example: SDRAM, DDR, and RIMM measured in MHz PC rating: total bandwidth between module and CPU Example: 200 MHz x 8 bytes = 1600 MB/sec = PC1600 Factors to consider when looking at overall speed: How much RAM is installed and the technology used Speed of memory in ns, MHz, or PC rating ECC/parity or non-ecc/nonparity CL or RL rating Use of dual channeling How to Upgrade Memory The basic technique: add more RAM modules Problems solved with new memory: Slow performance Applications refusing to load An unstable system Note empty memory slots on most new computers Accommodate new DIMM or RIMM How Much and What Kind of Memory to Buy Questions to ask before performing an upgrade: How much memory do I need? How much RAM is currently installed in my system? How many memory modules are currently installed? What kind of memory modules are currently installed? How much memory can I fit on my motherboard? What kind of memory can I fit on my motherboard? How do I select and purchase the right memory? Refer to system utilities to determine capacity Motherboard documentation guides choice of add-ons Troubleshooting Memory Common problems: Boot failure A system that hangs, freezes, or becomes unstable Intermittent application errors General Protection Fault (GPF) errors Caused by memory errors in Windows Upgrade Problems 6

7 Dealing with unrecognized add-on or error message Remove and reinstall the module Check for the suitability of the module for the board Ensure that the module is the correct size Remove the module and check for error message Test the module in another socket Clean the module edge connectors Try flashing BIOS Recurring Problems Symptoms of an unreliable memory: The system locks up Error messages about illegal operations often display General Protection Faults occur during normal operation Some troubleshooting tasks Run updated antivirus software to check for viruses Replace memory modules one at a time Try uninstalling the new hardware Test, reseat, or replace RAM Verify that virtual memory settings are optimized Summary RAM categories: static RAM (SRAM), dynamic RAM (DRAM) Modules used to store DRAM: SIMM, DIMM, RIMM Synchronous DRAM (SDRAM): moves to the beat of the system clock Simple parity checks identify one corrupted bit Error correcting code (ECC) detects and corrects one flipped bit Summary (continued) Memory speeds are measured in ns, MHz, PC rating, CAS or RAS Latency When upgrading memory, use the type, size, and speed the motherboard supports New modules should match those already installed Install new modules by inserting them into the appropriate slots When troubleshooting, first try the simple technique of reseating the module 7

Memory - DDR1, DDR2, and DDR3. Brought to you by please visit our site!

Memory - DDR1, DDR2, and DDR3. Brought to you by  please visit our site! Memory - DDR1, DDR2, and DDR3 Brought to you by http://www.rmroberts.com please visit our site! DDR1 Double Data Rate-SDRAM, or simply DDR1, was designed to replace SDRAM. DDR1 was originally referred

More information

Managing Memory Chapter #6

Managing Memory Chapter #6 Managing Memory Chapter #6 Amy Hissom Key Terms Bank An area on the motherboard that contains slots for memory modules (typically labeled bank 0, 1, 2, and 3). Burst EDO (BEDO) A refined version of EDO

More information

RAM. Overview DRAM. What RAM means? DRAM

RAM. Overview DRAM. What RAM means? DRAM Overview RAM In this chapter, you will learn how to Identify the different types of RAM packaging Explain the varieties of DRAM Install RAM properly Perform basic RAM troubleshooting Program Execution

More information

A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM).

A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM). Memory-System Design A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM). Processor Instructions Data Memory (RAM)

More information

Random Access Memory (RAM) Types of RAM. RAM Random Access Memory Jamie Tees SDRAM. Micro-DIMM SO-DIMM

Random Access Memory (RAM) Types of RAM. RAM Random Access Memory Jamie Tees SDRAM. Micro-DIMM SO-DIMM Random Access Memory (RAM) Sends/Receives data quickly between CPU This is way quicker than using just the HDD RAM holds temporary data used by any open application or active / running process Multiple

More information

1. Memory technology & Hierarchy

1. Memory technology & Hierarchy 1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency

More information

Main Memory Background

Main Memory Background ECE 554 Computer Architecture Lecture 5 Main Memory Spring 2013 Sudeep Pasricha Department of Electrical and Computer Engineering Colorado State University Pasricha; portions: Kubiatowicz, Patterson, Mutlu,

More information

Computer Architecture

Computer Architecture Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible

More information

Computer Systems Structure Main Memory Organization

Computer Systems Structure Main Memory Organization Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory

More information

DRAM Parameters. DRAM parameters. Large capacity: e.g., 1-4Gb Arranged as square + Minimizes wire length + Maximizes refresh efficiency.

DRAM Parameters. DRAM parameters. Large capacity: e.g., 1-4Gb Arranged as square + Minimizes wire length + Maximizes refresh efficiency. DRAM Parameters address DRAM parameters Large capacity: e.g., 1-4Gb Arranged as square + Minimizes wire length + Maximizes efficiency DRAM bit array Narrow data interface: 1 16 bit Cheap packages few bus

More information

DDR4 Memory Technology on HP Z Workstations

DDR4 Memory Technology on HP Z Workstations Technical white paper DDR4 Memory Technology on HP Z Workstations DDR4 is the latest memory technology available for main memory on mobile, desktops, workstations, and server computers. DDR stands for

More information

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware

A+ Guide to Managing and Maintaining Your PC, 7e. Chapter 1 Introducing Hardware A+ Guide to Managing and Maintaining Your PC, 7e Chapter 1 Introducing Hardware Objectives Learn that a computer requires both hardware and software to work Learn about the many different hardware components

More information

SDRAM and DRAM Memory Systems Overview

SDRAM and DRAM Memory Systems Overview CHAPTER SDRAM and DRAM Memory Systems Overview Product Numbers: MEM-NPE-32MB=, MEM-NPE-64MB=, MEM-NPE-128MB=, MEM-SD-NPE-32MB=, MEM-SD-NPE-64MB=, MEM-SD-NPE-128MB=, MEM-SD-NSE-256MB=, MEM-NPE-400-128MB=,

More information

Configuring and using DDR3 memory with HP ProLiant Gen8 Servers

Configuring and using DDR3 memory with HP ProLiant Gen8 Servers Engineering white paper, 2 nd Edition Configuring and using DDR3 memory with HP ProLiant Gen8 Servers Best Practice Guidelines for ProLiant servers with Intel Xeon processors Table of contents Introduction

More information

Dynamic Random Access Memory:

Dynamic Random Access Memory: Dynamic Random Access Memory: Dynamic random access memory (DRAM) is a type of random access memory that stores each bit of data in a separate capacitor within an integrated circuit. Since real capacitors

More information

CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX

CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX CHAPTER 2: HARDWARE BASICS: INSIDE THE BOX Multiple Choice: 1. Processing information involves: A. accepting information from the outside world. B. communication with another computer. C. performing arithmetic

More information

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces White Paper Introduction The DDR3 SDRAM memory architectures support higher bandwidths with bus rates of 600 Mbps to 1.6 Gbps (300 to 800 MHz), 1.5V operation for lower power, and higher densities of 2

More information

Computer Organization and Architecture. Semiconductor Memory

Computer Organization and Architecture. Semiconductor Memory Computer Organization and Architecture Chapter 5 Internal Memory Semiconductor main memory Early computers used doughnut shaped ferromagnetic loops called cores for each bit Main memory was often referred

More information

A N. O N Output/Input-output connection

A N. O N Output/Input-output connection Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash, EEPROM Static RAM (SRAM) Dynamic RAM (DRAM), SDRAM, RAMBUS, DDR RAM Generic pin configuration:

More information

DDR3 memory technology

DDR3 memory technology DDR3 memory technology Technology brief, 3 rd edition Introduction... 2 DDR3 architecture... 2 Types of DDR3 DIMMs... 2 Unbuffered and Registered DIMMs... 2 Load Reduced DIMMs... 3 LRDIMMs and rank multiplication...

More information

Implementation of DDR SDRAM Controller using Verilog HDL

Implementation of DDR SDRAM Controller using Verilog HDL IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 2, Ver. III (Mar - Apr.2015), PP 69-74 www.iosrjournals.org Implementation of

More information

Slide Set 8. for ENCM 369 Winter 2015 Lecture Section 01. Steve Norman, PhD, PEng

Slide Set 8. for ENCM 369 Winter 2015 Lecture Section 01. Steve Norman, PhD, PEng Slide Set 8 for ENCM 369 Winter 2015 Lecture Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Winter Term, 2015 ENCM 369 W15 Section

More information

OpenSPARC T1 Processor

OpenSPARC T1 Processor OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware

More information

Table 1: Address Table

Table 1: Address Table DDR SDRAM DIMM D32PB12C 512MB D32PB1GJ 1GB For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com Features 184-pin, dual in-line memory module (DIMM) Fast

More information

Features. DDR SODIMM Product Datasheet. Rev. 1.0 Oct. 2011

Features. DDR SODIMM Product Datasheet. Rev. 1.0 Oct. 2011 Features 200pin, unbuffered small outline dual in-line memory module (SODIMM) Fast data transfer rates: PC-2100, PC-2700, PC3-3200 Single or Dual rank 256MB(32Megx64), 512MB (64Meg x 64), 1GB(128 Meg x

More information

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access? ECE337 / CS341, Fall 2005 Introduction to Computer Architecture and Organization Instructor: Victor Manuel Murray Herrera Date assigned: 09/19/05, 05:00 PM Due back: 09/30/05, 8:00 AM Homework # 2 Solutions

More information

Understanding Memory TYPES OF MEMORY

Understanding Memory TYPES OF MEMORY Understanding Memory TYPES OF MEMORY In this study unit, you ll learn about physical and logical memory. Physical memory comes in two types, random access memory (RAM) and read-only memory (ROM). Typically,

More information

Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance

Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components

More information

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit. Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how

More information

Silicon Memories. Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap

Silicon Memories. Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap Silicon Memories Why store things in silicon? It s fast!!! Compatible with logic devices (mostly) The main goal is to be cheap Dense -- The smaller the bits, the less area you need, and the more bits you

More information

Configuring Memory on the HP Business Desktop dx5150

Configuring Memory on the HP Business Desktop dx5150 Configuring Memory on the HP Business Desktop dx5150 Abstract... 2 Glossary of Terms... 2 Introduction... 2 Main Memory Configuration... 3 Single-channel vs. Dual-channel... 3 Memory Type and Speed...

More information

CSCA0102 IT & Business Applications. Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global

CSCA0102 IT & Business Applications. Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global CSCA0102 IT & Business Applications Foundation in Business Information Technology School of Engineering & Computing Sciences FTMS College Global Chapter 2 Data Storage Concepts System Unit The system unit

More information

The Central Processing Unit:

The Central Processing Unit: The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Objectives Identify the components of the central processing unit and how they work together and interact with memory Describe how

More information

DRAM Standards DDR2 vs. DDR3 vs. DDR4

DRAM Standards DDR2 vs. DDR3 vs. DDR4 DRAM Standards DDR2 vs. DDR3 vs. DDR4 Disclaimer The following document was generated by a quick screening of old documents and current specifications. Not all of the old data was checked to be still valid

More information

Switch Fabric Implementation Using Shared Memory

Switch Fabric Implementation Using Shared Memory Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today

More information

Intel 965 Express Chipset Family Memory Technology and Configuration Guide

Intel 965 Express Chipset Family Memory Technology and Configuration Guide Intel 965 Express Chipset Family Memory Technology and Configuration Guide White Paper - For the Intel 82Q965, 82Q963, 82G965 Graphics and Memory Controller Hub (GMCH) and Intel 82P965 Memory Controller

More information

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS A Lattice Semiconductor White Paper May 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503)

More information

Digital Circuits and Systems

Digital Circuits and Systems EE201: Digital Circuits and Systems 5 Digital Circuitry page 1 of 21 EE201: Digital Circuits and Systems Section 6 Memory Data memory types: 1. Random Access Memory which can be read & written Static &

More information

Memory Basics. SRAM/DRAM Basics

Memory Basics. SRAM/DRAM Basics Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for

More information

ThinkServer PC3-10600 DDR3 1333MHz UDIMM and RDIMM PC3-8500 DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210

ThinkServer PC3-10600 DDR3 1333MHz UDIMM and RDIMM PC3-8500 DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210 Hardware Announcement ZG09-0894, dated vember 24, 2009 ThinkServer PC3-10600 DDR3 1333MHz UDIMM and RDIMM PC3-8500 DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210

More information

Semiconductor Device Technology for Implementing System Solutions: Memory Modules

Semiconductor Device Technology for Implementing System Solutions: Memory Modules Hitachi Review Vol. 47 (1998), No. 4 141 Semiconductor Device Technology for Implementing System Solutions: Memory Modules Toshio Sugano Atsushi Hiraishi Shin ichi Ikenaga ABSTRACT: New technology is producing

More information

DDR subsystem: Enhancing System Reliability and Yield

DDR subsystem: Enhancing System Reliability and Yield DDR subsystem: Enhancing System Reliability and Yield Agenda Evolution of DDR SDRAM standards What is the variation problem? How DRAM standards tackle system variability What problems have been adequately

More information

Chapter NO.4 Storage Devices

Chapter NO.4 Storage Devices Chapter NO.4 Storage Devices 4.01 Complete the following statements. i) A byte is a group of bits. ii) is a volatile memory. iii) Storage capacity of a sector on floppy is a multiple of bytes. iv) SIMMs

More information

ThinkServer PC DDR3 1333MHz UDIMM and RDIMM PC DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210

ThinkServer PC DDR3 1333MHz UDIMM and RDIMM PC DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210 Announcement AG09-0790, dated vember 24, 2009 ThinkServer PC3-10600 DDR3 1333MHz UDIMM and RDIMM PC3-8500 DDR3 1066MHz RDIMM options for the next generation of ThinkServer systems TS200 and RS210 Table

More information

DDR2: The Next Generation Main Memory By Jimmy Ma

DDR2: The Next Generation Main Memory By Jimmy Ma DDR2: The Next Generation Main Memory By Jimmy Ma Introduction Today s memory architecture shows significant improvements when compared to the days of Fast Page Mode (FPM) and Extended Data Out (EDO).

More information

The Motherboard Chapter #5

The Motherboard Chapter #5 The Motherboard Chapter #5 Amy Hissom Key Terms Advanced Transfer Cache (ATC) A type of L2 cache contained within the Pentium processor housing that is embedded on the same core processor die as the CPU

More information

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:

Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to: 55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................

More information

Measuring Cache and Memory Latency and CPU to Memory Bandwidth

Measuring Cache and Memory Latency and CPU to Memory Bandwidth White Paper Joshua Ruggiero Computer Systems Engineer Intel Corporation Measuring Cache and Memory Latency and CPU to Memory Bandwidth For use with Intel Architecture December 2008 1 321074 Executive Summary

More information

ThinkServer PC2-5300 DDR2 FBDIMM and PC2-6400 DDR2 SDRAM Memory options boost overall performance of ThinkServer solutions

ThinkServer PC2-5300 DDR2 FBDIMM and PC2-6400 DDR2 SDRAM Memory options boost overall performance of ThinkServer solutions , dated September 30, 2008 ThinkServer PC2-5300 DDR2 FBDIMM and PC2-6400 DDR2 SDRAM Memory options boost overall performance of ThinkServer solutions Table of contents 2 Key prerequisites 2 Product number

More information

Memory technology evolution: an overview of system memory technologies

Memory technology evolution: an overview of system memory technologies Memory technology evolution: an overview of system memory technologies Technology brief, 9 th edition Introduction... 2 Basic DRAM operation... 2 DRAM storage density and power consumption... 4 Memory

More information

Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World

Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World Chapter 4 System Unit Components Discovering Computers 2012 Your Interactive Guide to the Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook

More information

Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines

Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines Dual DIMM DDR2 and DDR3 SDRAM Interface Design Guidelines May 2009 AN-444-1.1 This application note describes guidelines for implementing dual unbuffered DIMM DDR2 and DDR3 SDRAM interfaces. This application

More information

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer Computers CMPT 125: Lecture 1: Understanding the Computer Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 3, 2009 A computer performs 2 basic functions: 1.

More information

Lecture 9: Memory and Storage Technologies

Lecture 9: Memory and Storage Technologies CS61: Systems Programming and Machine Organization Harvard University, Fall 2009 Lecture 9: Memory and Storage Technologies October 1, 2009 Announcements Lab 3 has been released! You are welcome to switch

More information

Consider a 4M x 1 bit RAM. It will apparently need a 22- to-4m decoder. 4 million output lines will make it complex! D in. D out

Consider a 4M x 1 bit RAM. It will apparently need a 22- to-4m decoder. 4 million output lines will make it complex! D in. D out Inside RAM Two-level addressing Consider a 4M x bit RAM. It will apparently need a 22- to-4m decoder. 4 million output lines will make it complex! Complex! Tw-level addressing simplifies it. A2-A These

More information

Samsung DDR4 SDRAM DDR4 SDRAM

Samsung DDR4 SDRAM DDR4 SDRAM Samsung DDR4 SDRAM The new generation of high-performance, power-efficient memory that delivers greater reliability for enterprise applications DDR4 SDRAM An optimized memory for enterprise-level workloads

More information

Intel Q35/Q33, G35/G33/G31, P35/P31 Express Chipset Memory Technology and Configuration Guide

Intel Q35/Q33, G35/G33/G31, P35/P31 Express Chipset Memory Technology and Configuration Guide Intel Q35/Q33, G35/G33/G31, P35/P31 Express Chipset Memory Technology and Configuration Guide White Paper August 2007 Document Number: 316971-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION

More information

Hardware: Input, Processing, and Output Devices

Hardware: Input, Processing, and Output Devices Hardware: Input, Processing, and Output Devices Computer Systems Hardware Components Execution of an Instruction Processing Characteristics and Functions Physical Characteristics of CPU Memory Characteristics

More information

Lecture 2: Computer Hardware and Ports. y.alharbi@sau.edu.sa http://faculty.sau.edu.sa/y.alharbi/en

Lecture 2: Computer Hardware and Ports. y.alharbi@sau.edu.sa http://faculty.sau.edu.sa/y.alharbi/en BMTS 242: Computer and Systems Lecture 2: Computer Hardware and Ports Yousef Alharbi Email Website y.alharbi@sau.edu.sa http://faculty.sau.edu.sa/y.alharbi/en The System Unit McGraw-Hill Copyright 2011

More information

Byte Ordering of Multibyte Data Items

Byte Ordering of Multibyte Data Items Byte Ordering of Multibyte Data Items Most Significant Byte (MSB) Least Significant Byte (LSB) Big Endian Byte Addresses +0 +1 +2 +3 +4 +5 +6 +7 VALUE (8-byte) Least Significant Byte (LSB) Most Significant

More information

Intel X38 Express Chipset Memory Technology and Configuration Guide

Intel X38 Express Chipset Memory Technology and Configuration Guide Intel X38 Express Chipset Memory Technology and Configuration Guide White Paper January 2008 Document Number: 318469-002 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,

More information

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand

More information

MEMORY BASICS Dr. Fethullah Karabiber

MEMORY BASICS Dr. Fethullah Karabiber 0113611 COMPUTER HARDWARE MEMORY BASICS Dr. Fethullah Karabiber Overview Memory definitions Random Access Memory (RAM) Static RAM (SRAM) integrated circuits Cells and slices Cell arrays and coincident

More information

Overview. Fast, Faster, Fastest. What is a Cache? Why use an SRAM? Applications Note Understanding Static RAM Operation. Figure 1. Basic Cache System

Overview. Fast, Faster, Fastest. What is a Cache? Why use an SRAM? Applications Note Understanding Static RAM Operation. Figure 1. Basic Cache System Overview This document describes basic synchronous SRAM operation, including some of the most commonly used features for improving SRAM performance. Fast, Faster, Fastest As microprocessors and other electronics

More information

Memory for Dell PowerEdge 12 th Generation Servers

Memory for Dell PowerEdge 12 th Generation Servers Memory for Dell PowerEdge 12 th Generation Servers This technical overview explains the memory options available for the Dell PowerEdge 12 th generation servers and how these options will affect your environment

More information

User s Manual HOW TO USE DDR SDRAM

User s Manual HOW TO USE DDR SDRAM User s Manual HOW TO USE DDR SDRAM Document No. E0234E30 (Ver.3.0) Date Published April 2002 (K) Japan URL: http://www.elpida.com Elpida Memory, Inc. 2002 INTRODUCTION This manual is intended for users

More information

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ What is NAND Flash? What is the major difference between NAND Flash and other Memory? Structural differences between NAND Flash and NOR Flash What does NAND Flash controller do? How to send command to

More information

Discovering Computers 2011. Living in a Digital World

Discovering Computers 2011. Living in a Digital World Discovering Computers 2011 Living in a Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips,

More information

Dell Reliable Memory Technology

Dell Reliable Memory Technology Dell Reliable Memory Technology Detecting and isolating memory errors THIS WHITE PAPER IS FOR INFORMATIONAL PURPOSES ONLY, AND MAY CONTAIN TYPOGRAPHICAL ERRORS AND TECHNICAL INACCURACIES. THE CONTENT IS

More information

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double

More information

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site:

DDR SDRAM SODIMM. MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: DDR SDRAM SODIMM MT9VDDT1672H 128MB 1 MT9VDDT3272H 256MB MT9VDDT6472H 512MB For component data sheets, refer to Micron s Web site: www.micron.com 128MB, 256MB, 512MB (x72, ECC, SR) 200-Pin DDR SODIMM Features

More information

Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett

Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett Technical Product Specifications Dell Dimension 2400 Created by: Scott Puckett Page 1 of 11 Table of Contents Technical Product Specifications Model 3 PC Technical Diagrams Front Exterior Specifications

More information

Chapter 6 The Memory System. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 6 The Memory System. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 6 The Memory System Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Basic Concepts Semiconductor Random Access Memories Read Only Memories Speed,

More information

FPGA IMPLEMENTATION OF OPTIMIZED DDR SDRAM CONTROLLER

FPGA IMPLEMENTATION OF OPTIMIZED DDR SDRAM CONTROLLER FPGA IMPLEMENTATION OF OPTIMIZED DDR SDRAM CONTROLLER SANTHOSHIMA K G 1, SHILPA K 2 1. PG student VLSI Design & Embedded System SIT, Manglore 2. Dept. of Electronics and Communication Engg.SIT, Manglore

More information

ADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits)

ADQYF1A08. DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits) General Description ADQYF1A08 DDR2-1066G(CL6) 240-Pin O.C. U-DIMM 1GB (128M x 64-bits) The ADATA s ADQYF1A08 is a 128Mx64 bits 1GB DDR2-1066(CL6) SDRAM over clocking memory module, The SPD is programmed

More information

The Memory Hierarchy. Today. Next time. ! Storage technologies and trends! Locality of reference! Caching in the memory hierarchy. !

The Memory Hierarchy. Today. Next time. ! Storage technologies and trends! Locality of reference! Caching in the memory hierarchy. ! The Memory Hierarchy Today! Storage technologies and trends! Locality of reference! Caching in the memory hierarchy Next time! Cache memory Fabián E. Bustamante, 2007 Random-Access Memory (RAM)! Computer

More information

SYSC Microprocessor Systems. SYSC3601 Microprocessor Systems. Unit 5: Memory Structures and Interfacing

SYSC Microprocessor Systems. SYSC3601 Microprocessor Systems. Unit 5: Memory Structures and Interfacing SYSC3601 1 Microprocessor Systems SYSC3601 Microprocessor Systems Unit 5: Memory Structures and Interfacing Topics/Reading SYSC3601 2 Microprocessor Systems 1. Memory Types 2. Interfacing 8-bit memory/io

More information

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1 Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 5 Memory-I Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would Pre-Requisite

More information

Features. DDR3 SODIMM Product Specification. Rev. 1.6 Oct. 2014

Features. DDR3 SODIMM Product Specification. Rev. 1.6 Oct. 2014 Features DDR3 functionality and operations supported as defined in the component data sheet 204pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: DDR3-1066(PC3-8500) DDR3-1333(PC3-10600)

More information

The First 200-MHz System Bus for x86 Computing Platforms: Delivering Unprecedented System Bandwidth and Scalable Performance

The First 200-MHz System Bus for x86 Computing Platforms: Delivering Unprecedented System Bandwidth and Scalable Performance AMD Athlon System Bus The First 200-MHz System Bus for x86 Computing Platforms: Delivering Unprecedented System Bandwidth and Scalable Performance ADVANCED MICRO DEVICES, INC. One AMD Place Sunnyvale,

More information

Model Answers HW2 - Chapter #3

Model Answers HW2 - Chapter #3 Model Answers HW2 - Chapter #3 1. The hypothetical machine of figure 3.4 also has two I/O instructions: 0011= Load AC fro I/O 0111= Store AC to I/O In these cases the 12-bit address identifies a particular

More information

Features. DDR3 SODIMM Product Specification. Rev. 1.7 Feb. 2016

Features. DDR3 SODIMM Product Specification. Rev. 1.7 Feb. 2016 Features DDR3 functionality and operations supported as defined in the component data sheet 204pin, small-outline dual in-line memory module (SODIMM) Fast data transfer rates: DDR3-1066(PC3-8500) DDR3-1333(PC3-10600)

More information

Memory Basics ~ ROM, DRAM, SRAM, Cache Memory The article was added by Kyle Duke

Memory Basics ~ ROM, DRAM, SRAM, Cache Memory The article was added by Kyle Duke Page 1 of 5 Memory Basics ~ ROM, DRAM, SRAM, Cache Memory The article was added by Kyle Duke Memory is the workspace for the computer's processor. It is a temporary storage area where the programs and

More information

Communicating with devices

Communicating with devices Introduction to I/O Where does the data for our CPU and memory come from or go to? Computers communicate with the outside world via I/O devices. Input devices supply computers with data to operate on.

More information

Table 1 SDR to DDR Quick Reference

Table 1 SDR to DDR Quick Reference TECHNICAL NOTE TN-6-05 GENERAL DDR SDRAM FUNCTIONALITY INTRODUCTION The migration from single rate synchronous DRAM (SDR) to double rate synchronous DRAM (DDR) memory is upon us. Although there are many

More information

Computer Science Terminology II

Computer Science Terminology II Computer Science 1000 Terminology II Storage a computer has two primary tasks store data operate on data a processor's primary job is to operate on data math operations move operations note that processors

More information

760 Veterans Circle, Warminster, PA 18974 215-956-1200. Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974.

760 Veterans Circle, Warminster, PA 18974 215-956-1200. Technical Proposal. Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974. 760 Veterans Circle, Warminster, PA 18974 215-956-1200 Technical Proposal Submitted by: ACT/Technico 760 Veterans Circle Warminster, PA 18974 for Conduction Cooled NAS Revision 4/3/07 CC/RAIDStor: Conduction

More information

CHAPTER 7: The CPU and Memory

CHAPTER 7: The CPU and Memory CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides

More information

Memory. The memory types currently in common usage are:

Memory. The memory types currently in common usage are: ory ory is the third key component of a microprocessor-based system (besides the CPU and I/O devices). More specifically, the primary storage directly addressed by the CPU is referred to as main memory

More information

RAM & ROM Based Digital Design. ECE 152A Winter 2012

RAM & ROM Based Digital Design. ECE 152A Winter 2012 RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in

More information

Page 1 of 5. IS 335: Information Technology in Business Lecture Outline Computer/Data Storage Technology

Page 1 of 5. IS 335: Information Technology in Business Lecture Outline Computer/Data Storage Technology Lecture Outline Computer/Data Storage Technology Objectives Describe the distinguishing characteristics of primary and secondary storage Describe the devices used to implement primary storage Compare secondary

More information

Sequential Circuits Sequential circuits combinational circuits clocked sequential circuits gate delay

Sequential Circuits Sequential circuits combinational circuits clocked sequential circuits gate delay Sequential Circuits Sequential circuits are those with memory, also called feedback. In this, they differ from combinational circuits, which have no memory. The stable output of a combinational circuit

More information

Integrating Solid State Storage and DRAM onto Standard Memory Module Form Factor (SSDDR)

Integrating Solid State Storage and DRAM onto Standard Memory Module Form Factor (SSDDR) Integrating Solid State Storage and onto Standard Memory Module Form Factor (SSDDR) Phan Hoang Virtium Technology, Inc. V.P. of Research & Development August 2009 1 Agenda The Need to Integrate SSD & onto

More information

Motherboards. Overview. Motherboard Layouts. How Motherboards Work

Motherboards. Overview. Motherboard Layouts. How Motherboards Work Overview Motherboards In this chapter, you will learn to Explain how motherboards work Identify the types of motherboards Explain chipset varieties Upgrade and install motherboards Troubleshoot motherboard

More information

Fundamentals. of SDRAM Memory

Fundamentals. of SDRAM Memory Fundamentals of S Memory Fundamentals of S Memory Table of Contents Introduction...4-5 Trends 4...5-7 S...7-10 DDR S 8 DDR2 S 9 DDR3 S 10 DIMMs...10-15 DIMM Physical Size 10 DIMM Data Width 10 DIMM Rank

More information

Random-Access Memory (RAM) The Memory Hierarchy. SRAM vs DRAM Summary. Conventional DRAM Organization. Page 1

Random-Access Memory (RAM) The Memory Hierarchy. SRAM vs DRAM Summary. Conventional DRAM Organization. Page 1 Random-ccess Memor (RM) The Memor Hierarch Topics Storage technologies and trends Localit of reference Caching in the hierarch Ke features RM is packaged as a chip. Basic storage unit is a cell (one bit

More information

Chapter 5 :: Memory and Logic Arrays

Chapter 5 :: Memory and Logic Arrays Chapter 5 :: Memory and Logic Arrays Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 5- ROM Storage Copyright 2007 Elsevier 5- ROM Logic Data

More information

IDE/ATA Interface. Objectives. IDE Interface. IDE Interface

IDE/ATA Interface. Objectives. IDE Interface. IDE Interface Objectives IDE/ATA Interface In this part, you will -Learn about each of the ATA standards -Identify the ATA connector and cable -Learn how to set jumpers for master, slave and cable select configurations

More information

Technical Note DDR2 Offers New Features and Functionality

Technical Note DDR2 Offers New Features and Functionality Technical Note DDR2 Offers New Features and Functionality TN-47-2 DDR2 Offers New Features/Functionality Introduction Introduction DDR2 SDRAM introduces features and functions that go beyond the DDR SDRAM

More information

CHAPTER 6 Memory. CMPS375 Class Notes (Chap06) Page 1 / 17 by Kuo-pao Yang

CHAPTER 6 Memory. CMPS375 Class Notes (Chap06) Page 1 / 17 by Kuo-pao Yang CHAPTER 6 Memory 6.1 Memory 313 6.2 Types of Memory 313 6.3 The Memory Hierarchy 315 6.3.1 Locality of Reference 318 6.4 Cache Memory 319 6.4.1 Cache Mapping Schemes 321 6.4.2 Replacement Policies 333

More information