Architectures, Processors, and Devices
|
|
- Leon Riley
- 7 years ago
- Views:
Transcription
1 Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
2 Development Article Copyright 2009 ARM Limited. All rights reserved. Release Information The following changes have been made to this book. Change history Date Issue Confidentiality Change 19 May 2009 A Issue 1 Proprietary Notice Words and logos marked with or are registered trademarks or trademarks of ARM Limited in the EU and other countries, except as otherwise stated below in this proprietary notice. Other brands and names mentioned herein may be the trademarks of their respective owners. Neither the whole nor any part of the information contained in, or the product described in, this document may be adapted or reproduced in any material form except with the prior written permission of the copyright holder. The product described in this document is subject to continuous developments and improvements. All particulars of the product and its use contained in this document are given by ARM in good faith. However, all warranties implied or expressed, including but not limited to implied warranties of merchantability, or fitness for purpose, are excluded. This document is intended only to assist the reader in the use of the product. ARM Limited shall not be liable for any loss or damage arising from the use of any information in this document, or any error or omission in such information, or any incorrect use of the product. Where the term ARM is used it means ARM or any of its subsidiaries as appropriate. Confidentiality Status This document is. The right to use, copy and disclose this document may be subject to license restrictions in accordance with the terms of the agreement entered into by ARM and the party that ARM delivered this document to. is an ARM internal classification. Product Status The information in this document is final, that is for a developed product. Web Address ii Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
3 Contents Architectures, Processors, and Devices Development Article Chapter 1 Architectures, Processors, and Devices 1.1 The ARM processor business model Architecture Processor Device Putting it all together ARM DHT 0001A Copyright 2009 ARM Limited. All rights reserved. iii
4 Contents iv Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
5 Chapter 1 Architectures, Processors, and Devices This article introduces and explains the terms architecture, processor, and device as they apply to ARM-based systems. It contains the following sections: The ARM processor business model on page 1-2 Architecture on page 1-3 Processor on page 1-5 Device on page 1-6 Putting it all together on page 1-8. ARM DHT 0001A Copyright 2009 ARM Limited. All rights reserved. 1-1
6 1.1 The ARM processor business model ARM does not manufacture processor hardware. Instead, ARM creates microprocessor designs that are licensed to our customers, who integrate them into System-on-Chip (SoC) devices. To guarantee interoperability and to provide a common programmers model between different implementations, ARM defines architecture specifications that define how ARM products must operate. Additionally, some partners license the right to implement their own ARM processors conforming to the architecture specifications. This leads to a hierarchical split into three levels of specifications which together describe the behavior and programmers model of the entire SoC: Architecture Processor Device An architecture defines behavior that is common to many processor designs. A processor is an implementation of an architecture, and can be integrated into several different designs. A device contains a processor and additional components. Developers who are new to this model can find it difficult to find information about system-level behavior. This is because the information can be divided between several documents: the architecture reference manual the processor technical reference manual the device documentation. This article identifies the borders between these levels of specification, and where to look for information. 1-2 Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
7 1.2 Architecture The ARM architecture defines how an ARM processor must operate. This includes: the programmers model the instruction set system configuration exception handling the memory model. New versions of the architecture can introduce changes or additions to any of these features. These changes are normally backwards compatible, to simplify migration to new processors of more recent architectures. Every version of the architecture specifies a number of system features and behaviors as implementation-defined. For example: how many levels of cache that are implemented, and their sizes all functionality provided by the Auxiliary Control Register effects of hint instructions. An architecture can also define optional extensions, for example: floating point hardware support (VFP), introduced in ARMv6 Advanced SIMD support (NEON), introduced in ARMv7. Earlier versions of the ARM Architecture describe a common architecture, with different implementation choices. For example, a processor can be implemented with a Virtual Memory System Architecture (VMSA), based on a Memory Management Unit (MMU), or a Protected Memory System Architecture (PMSA), based on a Memory Protection Unit (MPU). ARMv7 introduces the concept of Architecture profiles, defining versions of the architecture aimed at different types of processors for different market segments. The defined profiles are: A R The Application profile defines a VMSA based microprocessor architecture. It is targeted at high performance processors, capable of running full feature operating systems. It supports the ARM and Thumb instruction sets. The Real-time profile defines a PMSA based microprocessor architecture. It is targeted at systems that require deterministic timing and low interrupt latency. It supports the ARM and Thumb instruction sets. ARM DHT 0001A Copyright 2009 ARM Limited. All rights reserved. 1-3
8 M The Microcontroller profile provides low-latency interrupt processing accessible directly from high-level programming languages. It has a different exception handling model to the other profiles, implements a variant of the PMSA, and supports a variant of the Thumb instruction set only. The ARM Architecture Reference Manual ARMv7-A and ARMv7-R edition describes the ARMv7-A and ARMv7-R profiles. It also documents the differences between ARMv7 and: ARMv4 ARMv5 ARMv6 The ARMv7-M Architecture Reference Manual describes the ARMv7-M profile. The ARMv6-M Architecture Reference Manual describes the ARMv6-M profile, which implements a subset of the ARMv7-M profile and uses the same exception model. These documents are available on request from Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
9 1.3 Processor A processor is implemented to comply with a defined version of the architecture. For example, ARM926EJ-S implements ARMv5 with the TEJ extensions, and Cortex -A9 implements ARMv7-A with the multiprocessing extensions. The Technical Reference Manual (TRM) of a processor describes all the features and implementation choices for the processor that are implementation-defined in its architecture specification. Typically, there are many different implementations of the same architecture version. For example, the ARM7TDMI and ARM920T processors both implement ARMv4T, but the implementations differ in many ways. Table 1-1 shows some recent ARM processors and the version and variant of the architecture they implement. Table 1-1 Recent ARM processors and their architectures Implementation Architecture version Architecture variant ARM11 MPCore ARMv6 ARMv6K, Improved multiprocessing support ARM1156T2F-S ARMv6 ARMv6T2, Thumb-2 technology ARM1176JZF-S ARMv6 ARMv6Z, ARMv6K with Security Extensions Cortex-A9 Cortex-R4 Cortex-M3 ARMv7-A ARMv7-R ARMv7-M You can download ARM TRMs from If ARM markets different versions of a processor, with and without functional extensions, it might provide separate TRMs for the processor and for the extensions. For example, the Cortex-A9 processor has separate TRMs for the: processor MPCore features Floating Point Unit NEON unit. Contact the architecture implementer for documentation or support related to third-party implementations of the ARM architecture. ARM DHT 0001A Copyright 2009 ARM Limited. All rights reserved. 1-5
10 1.4 Device A device is usually a SoC that incorporates an ARM processor and additional components. At the time of device implementation, options such as cache sizes, floating-point hardware support can be selected. This means that different devices based on the same ARM processor can have different cache sizes. For example, a generic SoC might include several of the following components: Level 2 Cache Controller (L2CC) Static Memory Controller (SMC) Dynamic Memory Controller (DMC) bus interconnect interrupt controller timer external bus interfaces. Some components central to the functionality of your device can be completely unrelated to both the ARM architecture and the processor used. This means that information about how to configure these components can be found only from the device documentation. Documentation for ARM Fabric components such as Primecell peripherals or bus interconnect solutions is available from Note Information about what ARM processor is used in a specific device can be found in the device documentation. There are many devices based around for example the ARM7TDMI processor, but they all have the same pipeline, instruction set and processor configuration registers. Figure 1-1 on page 1-7 shows a block diagram of the ARM1176JZF-S development chip, produced by ARM in collaboration with a semiconductor partner. This device is a reference implementation, and is used on the ARM RealView Platform Baseboard for ARM1176JZF-S. 1-6 Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
11 ARM1176JZF-S Development Chip 32KB I cache 32KB D cache JTAG CoreSight ETM11, DAP IEM 8KB I TCM 8KB D TCM ARM1176JZF-S processor Configuration, reset, PLL ratio and clock select TZIC (SP890) GIC System Controller (SP810) DMC (PL340) CLCDC (PL110) L2CC 128KB unified cache AXI-APB Bridge TZcontrol (SP870) IEC (SY750) Dual Timer (SP804) x3 SSMC (PL093) DMAC (PL080) ATB AXI master port AXI slave port Configurable AXI Interconnect (PL300) 512KB RAM 16KB boot RAM Watchdog (SP805) RTC (PL031) GPIO (PL061) SSP1 (PL022) UART x4 (PL011) Figure 1-1 ARM1176JZF-S development chip block diagram ARM DHT 0001A Copyright 2009 ARM Limited. All rights reserved. 1-7
12 1.5 Putting it all together When you design or develop your system, there might be three or more different sources of information that together describe the behavior of your ARM target. Depending on the nature of your question, you might have to combine two or more of these to cover all aspects of a specific behavior. For example, if investigating a memory corruption problem on a target, you might have to combine information from documentation that describes: the architecture the ARM processor the device the bus interconnect used in the device the external cache controllers the memory controllers the memory devices. Hopefully this article has helped in providing insight about where you are likely to find answers to questions that arise from your ARM-based design. 1-8 Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A
Which ARM Cortex Core Is Right for Your Application: A, R or M?
Which ARM Cortex Core Is Right for Your Application: A, R or M? Introduction The ARM Cortex series of cores encompasses a very wide range of scalable performance options offering designers a great deal
More informationARM Cortex-R Architecture
ARM Cortex-R Architecture For Integrated Control and Safety Applications Simon Craske, Senior Principal Engineer October, 2013 Foreword The ARM architecture continuously evolves to support deployment of
More informationCompilation Tools. RealView. Developer Guide. Version 4.0. Copyright 2002-2010 ARM. All rights reserved. ARM DUI 0203J (ID101213)
RealView Compilation Tools Version 4.0 Developer Guide Copyright 2002-2010 ARM. All rights reserved. ARM DUI 0203J () RealView Compilation Tools Developer Guide Copyright 2002-2010 ARM. All rights reserved.
More informationARM Webinar series. ARM Based SoC. Abey Thomas
ARM Webinar series ARM Based SoC Verification Abey Thomas Agenda About ARM and ARM IP ARM based SoC Verification challenges Verification planning and strategy IP Connectivity verification Performance verification
More informationThe ARM Cortex-A9 Processors
The ARM Cortex-A9 Processors This whitepaper describes the details of a newly developed processor design within the common ARM Cortex applications profile ARM Cortex-A9 MPCore processor: A multicore processor
More informationARM Accredited Engineer AAE Syllabus. Document number: ARM AEG 0052C Copyright ARM Limited 2012
ARM Accredited Engineer AAE Syllabus Document number: ARM AEG 0052C Copyright ARM Limited 2012 ARM Accredited Engineer AAE Syllabus Copyright 2012 ARM Limited. All rights reserved. Release information
More informationCortex -A15. Technical Reference Manual. Revision: r2p0. Copyright 2011 ARM. All rights reserved. ARM DDI 0438C (ID102211)
Cortex -A15 Revision: r2p0 Technical Reference Manual Copyright 2011 ARM. All rights reserved. ARM DDI 0438C () Cortex-A15 Technical Reference Manual Copyright 2011 ARM. All rights reserved. Release Information
More informationCortex -A7 MPCore. Technical Reference Manual. Revision: r0p5. Copyright 2011-2013 ARM. All rights reserved. ARM DDI 0464F (ID080315)
Cortex -A7 MPCore Revision: r0p5 Technical Reference Manual Copyright 2011-2013 ARM. All rights reserved. ARM DDI 0464F () Cortex-A7 MPCore Technical Reference Manual Copyright 2011-2013 ARM. All rights
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM 1 The ARM architecture processors popular in Mobile phone systems 2 ARM Features ARM has 32-bit architecture but supports 16 bit
More informationCortex -A Series. Programmer s Guide. Version: 2.0. Copyright 2011 ARM. All rights reserved. ARM DEN0013B (ID082411)
Cortex -A Series Version: 2.0 Programmer s Guide Copyright 2011 ARM. All rights reserved. ARM DEN0013B () Cortex-A Series Programmer s Guide Copyright 2011 ARM. All rights reserved. Release Information
More informationApplication Note 195. ARM11 performance monitor unit. Document number: ARM DAI 195B Issued: 15th February, 2008 Copyright ARM Limited 2007
Application Note 195 ARM11 performance monitor unit Document number: ARM DAI 195B Issued: 15th February, 2008 Copyright ARM Limited 2007 Copyright 2007 ARM Limited. All rights reserved. Application Note
More informationARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM
ARM Processors and the Internet of Things Joseph Yiu Senior Embedded Technology Specialist, ARM 1 Internet of Things is a very Diverse Market Human interface Location aware MEMS sensors Smart homes Security,
More informationCortex -A9 MPCore. Technical Reference Manual. Revision: r4p1. Copyright 2008-2012 ARM. All rights reserved. ARM DDI 0407I (ID091612)
Cortex -A9 MPCore Revision: r4p1 Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ARM DDI 0407I () Cortex-A9 MPCore Technical Reference Manual Copyright 2008-2012 ARM. All rights
More informationBEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA AGENDA INTRO TO BEAGLEBONE BLACK HARDWARE & SPECS CORTEX-A8 ARMV7 PROCESSOR PROS & CONS VS RASPBERRY PI WHEN TO USE BEAGLEBONE BLACK Single
More informationARM Microprocessor and ARM-Based Microcontrollers
ARM Microprocessor and ARM-Based Microcontrollers Nguatem William 24th May 2006 A Microcontroller-Based Embedded System Roadmap 1 Introduction ARM ARM Basics 2 ARM Extensions Thumb Jazelle NEON & DSP Enhancement
More informationAll Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More informationCortex -A Series ARM. Programmer s Guide. Version: 4.0. Copyright 2011 2013 ARM. All rights reserved. ARM DEN0013D (ID012214)
ARM Cortex -A Series Version: 4.0 Programmer s Guide Copyright 2011 2013 ARM. All rights reserved. ARM DEN0013D () ARM Cortex-A Series Programmer s Guide Copyright 2011 2013 ARM. All rights reserved. Release
More informationLessons from the ARM Architecture. Richard Grisenthwaite Lead Architect and Fellow ARM
Lessons from the ARM Architecture Richard Grisenthwaite Lead Architect and Fellow ARM 1 ARM Processor Applications 2 Overview Introduction to the ARM architecture Definition of Architecture History & evolution
More informationCortex -R4 and Cortex-R4F
Cortex -R4 and Cortex-R4F Revision: r1p4 Technical Reference Manual Copyright 2006-2011 ARM Limited. All rights reserved. ARM DDI 0363G () Cortex-R4 and Cortex-R4F Technical Reference Manual Copyright
More informationArchitekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
More informationOverview of the Cortex-M3
CHAPTER Overview of the Cortex-M3 2 In This Chapter Fundamentals 11 Registers 12 Operation Modes 14 The Built-In Nested Vectored Interrupt Controller 15 The Memory Map 16 The Bus Interface 17 The MPU 18
More informationCortex -A7 Floating-Point Unit
Cortex -A7 Floating-Point Unit Revision: r0p5 Technical Reference Manual Copyright 2012-2013 ARM. All rights reserved. ARM DDI 0463F () Cortex-A7 Floating-Point Unit Technical Reference Manual Copyright
More informationRealView Developer Suite Version 2.1
RealView Developer Suite Version 2.1 Installation Guide for Windows, Sun Solaris, and Red Hat Linux ARM DSI 0033B RealView Developer Suite v2.1 Installation Guide for Windows, Sun Solaris, and Red Hat
More informationCortex-A9 MPCore Software Development
Cortex-A9 MPCore Software Development Course Description Cortex-A9 MPCore software development is a 4 days ARM official course. The course goes into great depth and provides all necessary know-how to develop
More informationSTM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
More informationDeveloping Embedded Applications with ARM Cortex TM -M1 Processors in Actel IGLOO and Fusion FPGAs. White Paper
Developing Embedded Applications with ARM Cortex TM -M1 Processors in Actel IGLOO and Fusion FPGAs White Paper March 2009 Table of Contents Introduction......................................................................
More informationUNIT 4 Software Development Flow
DESIGN OF SYSTEM ON CHIP UNIT 4 Software Development Flow Interrupts OFFICIAL MASTER IN ADVANCED ELECTRONIC SYSTEMS. INTELLIGENT SYSTEMS Outline Introduction Interrupts in Cortex-A9 Processor Interrupt
More informationThe ARM Architecture. With a focus on v7a and Cortex-A8
The ARM Architecture With a focus on v7a and Cortex-A8 1 Agenda Introduction to ARM Ltd ARM Processors Overview ARM v7a Architecture/Programmers Model Cortex-A8 Memory Management Cortex-A8 Pipeline 2 ARM
More informationAm186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
More informationA case study of mobile SoC architecture design based on transaction-level modeling
A case study of mobile SoC architecture design based on transaction-level modeling Eui-Young Chung School of Electrical & Electronic Eng. Yonsei University 1 EUI-YOUNG(EY) CHUNG, EY CHUNG Outline Introduction
More informationDebug and Trace for Multicore SoCs How to build an efficient and effective debug and trace system for complex, multicore SoCs
Debug and Trace for Multicore SoCs How to build an efficient and effective debug and trace system for complex, multicore SoCs William Orme September 2008 Abstract As SoC designs become ever more complex
More informationRMHost Unix Installation Notes
RMHost Unix Installation Notes Copyright 2000 Proprietary Notice Contents Words and logos marked with or are registered trademarks or trademarks owned by ARM Limited, except as otherwise stated below in
More information7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
More informationBuilding Blocks for PRU Development
Building Blocks for PRU Development Module 1 PRU Hardware Overview This session covers a hardware overview of the PRU-ICSS Subsystem. Author: Texas Instruments, Sitara ARM Processors Oct 2014 2 ARM SoC
More informationSoC FPGA ARM Cortex-A9 MPCore Advance Information Brief
SoC FPGA ARM Cortex-A9 MPCore Processor Advance Information Brief AIB-01020-1.1 Advance Information Brief This document describes the dual-core ARM Cortex -A9 MPCore processor integrated in the hard processor
More informationModel-based system-on-chip design on Altera and Xilinx platforms
CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology
More informationARM Ltd 110 Fulbourn Road, Cambridge, CB1 9NJ, UK. *peter.harrod@arm.com
Serial Wire Debug and the CoreSight TM Debug and Trace Architecture Eddie Ashfield, Ian Field, Peter Harrod *, Sean Houlihane, William Orme and Sheldon Woodhouse ARM Ltd 110 Fulbourn Road, Cambridge, CB1
More informationMigrating Application Code from ARM Cortex-M4 to Cortex-M7 Processors
Migrating Application Code from ARM Cortex-M4 to Cortex-M7 Processors Joseph Yiu and Robert Boys January 2015 Version 1.1 The latest version of this document is here: /appnotes/docs/apnt_270.asp 1 Cortex
More informationA Safety Methodology for ADAS Designs in FPGAs
A Safety Methodology for ADAS Designs in FPGAs WP-01204-1.0 White Paper This white paper discusses the use of Altera FPGAs in safety-critical Advanced Driver Assistance Systems (ADAS). It looks at the
More informationWorld-wide University Program
1 World-wide University Program Preparing Today s Students for Tomorrow s Technology Joe Bungo Manager Americas/Europe R&D Division 2 CONFIDENTIAL ARM Ltd ARM founded in November 1990 Advanced RISC Machines
More informationUART Boot Loader Design on the Kinetis E Series
Freescale Semiconductor Application Note Document Number: AN4767 Rev. 0, 7/2013 UART Boot Loader Design on the Kinetis E Series by Wang Peng Many applications and products need to upgrade the firmware
More informationNEON. Support in Compilation Tools. Development Article. Copyright 2009 ARM Limited. All rights reserved. DHT 0004A (ID081609)
NEON Support in Compilation Tools Development Article Copyright 2009 ARM Limited. All rights reserved. DHT 0004A () NEON Support in Compilation Tools Development Article Copyright 2009 ARM Limited. All
More informationPAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
More informationEmbedded Systems on ARM Cortex-M3 (4weeks/45hrs)
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs) Course & Kit Contents LEARN HOW TO: Use of Keil Real View for ARM Use ARM Cortex-M3 MCU for professional embedded application development Understanding
More informationBare-Metal, RTOS, or Linux? Optimize Real-Time Performance with Altera SoCs
WP-01245-1.0 Abstract This white paper examines various methods for optimizing real-time performance on Altera SoCs, which integrate an FPGA and applications processor into a single chip. Standard software
More informationSystem Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
More informationCA Unified Infrastructure Management
CA Unified Infrastructure Management hyperv Release Notes All series Copyright Notice This online help system (the "System") is for your informational purposes only and is subject to change or withdrawal
More informationHigh Performance or Cycle Accuracy?
CHIP DESIGN High Performance or Cycle Accuracy? You can have both! Bill Neifert, Carbon Design Systems Rob Kaye, ARM ATC-100 AGENDA Modelling 101 & Programmer s View (PV) Models Cycle Accurate Models Bringing
More informationCortex -A9. Technical Reference Manual. Revision: r4p1. Copyright 2008-2012 ARM. All rights reserved. ARM DDI 0388I (ID091612)
Cortex -A9 Revision: r4p1 Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. ARM DDI 0388I () Cortex-A9 Technical Reference Manual Copyright 2008-2012 ARM. All rights reserved. Release
More informationApplication Note: AN00141 xcore-xa - Application Development
Application Note: AN00141 xcore-xa - Application Development This application note shows how to create a simple example which targets the XMOS xcore-xa device and demonstrates how to build and run this
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationCSE597a - Cell Phone OS Security. Cellphone Hardware. William Enck Prof. Patrick McDaniel
CSE597a - Cell Phone OS Security Cellphone Hardware William Enck Prof. Patrick McDaniel CSE597a - Cellular Phone Operating Systems Security - Spring 2009 - Instructors McDaniel and Enck 1 2 Embedded Systems
More informationDetails of a New Cortex Processor Revealed. Cortex-A9. ARM Developers Conference October 2007
Details of a New Cortex Processor Revealed Cortex-A9 ARM Developers Conference October 2007 1 ARM Pioneering Advanced MP Processors August 2003 May 2004 August 2004 April 2005 June 2007 ARM shows first
More informationAtmel Power Line Communications. Solutions for the Smart Grid
Atmel Power Line Communications Solutions for the Smart Grid Key Applications Powering the Smart Grid Home and industrial automation Control systems Smart metering Intelligent lighting Smart appliances
More informationCoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs
CoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs Key steps to create a debug and trace solution for an ARM SoC Mayank Sharma, Technical Marketing Engineer,
More informationAPPLICATION NOTE. AT07175: SAM-BA Bootloader for SAM D21. Atmel SAM D21. Introduction. Features
APPLICATION NOTE AT07175: SAM-BA Bootloader for SAM D21 Atmel SAM D21 Introduction Atmel SAM Boot Assistant (Atmel SAM-BA ) allows In-System Programming (ISP) from USB or UART host without any external
More informationFive Families of ARM Processor IP
ARM1026EJ-S Synthesizable ARM10E Family Processor Core Eric Schorn CPU Product Manager ARM Austin Design Center Five Families of ARM Processor IP Performance ARM preserves SW & HW investment through code
More informationUsing Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
More informationFreescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
More informationTable of Contents. ARM Evaluation Board (AEB-1) Welcome Guide ARM DGI 0005D. Proprietary Notice
Proprietary Notice ARM and the ARM Powered logo are registered trademarks of ARM Limited. Angel, EmbeddedICE, and Multi-ICE are unregistered trademarks of ARM Limited. All other products or services mentioned
More informationAN10866 LPC1700 secondary USB bootloader
Rev. 2 21 September 2010 Application note Document information Info Content Keywords LPC1700, Secondary USB Bootloader, ISP, IAP Abstract This application note describes how to add a custom secondary USB
More informationSEC2410/SEC4410 HS Endpoint Processor with USB 2.0, Smart Card, & FMC for Secure Token & Storage
SEC2410/SEC4410 HS Endpoint Processor with USB 2.0, Smart Card, & FMC for Secure Token & Storage PRODUCT FEATURES Data Brief General Description The SMSC SEC2410/SEC4410 are USB 2.0 compliant, hi-speed
More informationAN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
More informationPowerQUICC II Pro (MPC83xx) PCI Agent Initialization
Freescale Semiconductor Application Note Document Number: AN3373 Rev. 0, 04/2007 PowerQUICC II Pro (MPC83xx) PCI Agent Initialization by: David Smith Field Application Engineering Raleigh, NC In many designs,
More informationMeasuring Cache and Memory Latency and CPU to Memory Bandwidth
White Paper Joshua Ruggiero Computer Systems Engineer Intel Corporation Measuring Cache and Memory Latency and CPU to Memory Bandwidth For use with Intel Architecture December 2008 1 321074 Executive Summary
More informationUsing a Generic Plug and Play Performance Monitor for SoC Verification
Using a Generic Plug and Play Performance Monitor for SoC Verification Dr. Ambar Sarkar Kaushal Modi Janak Patel Bhavin Patel Ajay Tiwari Accellera Systems Initiative 1 Agenda Introduction Challenges Why
More informationARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654
ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA expands vision processing capabilities Dual MIPI CSI-2 CMOS camera ports,
More informationLab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
More informationAndreas Läng. Hilscher Gesellschaft für Systemautomation mbh Intelligent solutions for industrial communication. www.hilscher.com
Andreas Läng Hilscher Swiss GmbH Hilscher Gesellschaft für Systemautomation mbh Intelligent solutions for industrial communication www.hilscher.com Hilscher Platform Strategy The unique solution for all
More informationApplying the Benefits of Network on a Chip Architecture to FPGA System Design
Applying the Benefits of on a Chip Architecture to FPGA System Design WP-01149-1.1 White Paper This document describes the advantages of network on a chip (NoC) architecture in Altera FPGA system design.
More informationUSB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller
USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller PLC2 FPGA Days June 20, 2012 Stuttgart Martin Heimlicher FPGA Solution Center Content Enclustra Company Profile USB 3.0 Overview What is new?
More informationAtmel SMART ARM Core-based Embedded Microprocessors
Atmel SMART ARM Core-based Embedded Microprocessors High Performance, Power Efficient, Easy to Use Atmel SMART SAMA5 ARM Cortex-A5 MPUs Core Sub-System Memory Connectivity Device Name Core VFPU / NEON
More informationM85 OpenCPU Solution Presentation
M85 OpenCPU Solution Presentation 2013/09/22 Wireless Solutions Co., Ltd. All rights reserved OUTLINE OpenCPU Summary Advantages Software Architecture What s New? Open Resources Development Requirements
More informationProduction Flash Programming Best Practices for Kinetis K- and L-series MCUs
Freescale Semiconductor Document Number:AN4835 Application Note Rev 1, 05/2014 Production Flash Programming Best Practices for Kinetis K- and L-series MCUs by: Melissa Hunter 1 Introduction This application
More informationMOD-ENC28J60 development board Users Manual
MOD-ENC28J60 development board Users Manual All boards produced by Olimex are ROHS compliant Rev. Initial, November 2008 Copyright(c) 2008, OLIMEX Ltd, All rights reserved Page 1 INTRODUCTION BOARD FEATURES
More informationMPSoC Designs: Driving Memory and Storage Management IP to Critical Importance
MPSoC Designs: Driving Storage Management IP to Critical Importance Design IP has become an essential part of SoC realization it is a powerful resource multiplier that allows SoC design teams to focus
More informationEmbedded Development Tools
Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing
More informationIntroduction to AMBA 4 ACE and big.little Processing Technology
Introduction to AMBA 4 and big.little Processing Technology Ashley Stevens Senior FAE, Fabric and Systems June 6th 2011 Updated July 29th 2013 Page 1 of 15 Why AMBA 4? The continual requirement for more
More informationSBC8600B Single Board Computer
SBC8600B Single Board Computer 720MHz TI s Sitara AM3359 ARM Cortex-A8 Microprocessor Onboard 512MByte DDR3 SDRAM and 512MByte NAND Flash UARTs, 2*USB Host and 1*OTG, 2*Ethernet, CAN, RS485, LCD/TSP, Audio,
More informationSteps to Migrating to a Private Cloud
Deploying and Managing Private Clouds The Essentials Series Steps to Migrating to a Private Cloud sponsored by Introduction to Realtime Publishers by Don Jones, Series Editor For several years now, Realtime
More informationArchitecture and Implementation of the ARM Cortex -A8 Microprocessor
Architecture and Implementation of the ARM Cortex -A8 Microprocessor October 2005 Introduction The ARM Cortex -A8 microprocessor is the first applications microprocessor in ARM s new Cortex family. With
More informationAN4664 Application note
Application note SPC56ELxx Automotive MCU multicore architectures and getting started Introduction This document provides an introduction to the world of multi-core MCU architectures and programming and
More informationZynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Authors: Simon George and Prushothaman Palanichamy
Application Note: Zynq-7000 All Programmable Soc XAPP1185 (v2.0) May 6, 2014 Zynq-7000 Platform Software Development Using the ARM DS-5 Toolchain Authors: Simon George and Prushothaman Palanichamy Summary
More informationDriving with ARMv8-R Architecture
Driving with ARMv8-R Architecture from Mobile to Automobile Chris Turner October 2013 Foreword ARM processors are increasingly used in automotive applications such as In-Vehicle Infotainment (IVI), Advanced
More informationQsys and IP Core Integration
Qsys and IP Core Integration Prof. David Lariviere Columbia University Spring 2014 Overview What are IP Cores? Altera Design Tools for using and integrating IP Cores Overview of various IP Core Interconnect
More informationSoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications
SoC-Based Microcontroller Bus Design In High Bandwidth Embedded Applications White Paper Abstract 32-bit embedded designs increasingly require real-time control of highbandwidth data streams over a network.
More informationSyAM Software* Server Monitor Local/Central* on a Microsoft* Windows* Operating System
SyAM Software* Server Monitor Local/Central* on a Microsoft* Windows* Operating System with Internal Storage Focusing on IPMI Out of Band Management Recipe ID: 19SYAM190000000011-01 Contents Hardware Components...3
More informationThe ARM Processor Architecture
The ARM Processor Architecture Seminar: Multimedia Vorname: Ioannis Name: Skazikis Matr-Nr.: 637868 E-Mail: Ioannis.Skazikis@MNI-Fh-Giessen.De Table of contents: 1. Some words about ARM 2. Introduction
More informationDesigning a System-on-Chip (SoC) with an ARM Cortex -M Processor
Designing a System-on-Chip (SoC) with an ARM Cortex -M Processor A Starter Guide Joseph Yiu November 2014 version 1.02 27 Nov 2014 1 - Background Since the ARM Cortex -M0 Processor was released a few years
More informationUSER GUIDE EDBG. Description
USER GUIDE EDBG Description The Atmel Embedded Debugger (EDBG) is an onboard debugger for integration into development kits with Atmel MCUs. In addition to programming and debugging support through Atmel
More informationand ARM ARM and 64-bit ARM Update 2014 SUSE Dirk Müller Andrew Wafaa Principal Engineer ARM Ltd andrew.wafaa@arm.com SUSE dmueller@suse.
SUSE and ARM ARM and 64-bit ARM Update 2014 Andrew Wafaa Principal Engineer ARM Ltd andrew.wafaa@arm.com Dirk Müller opensuse ARM Team SUSE dmueller@suse.com opensuse Runs on... your laptop your desktop
More informationSmartFusion csoc: Basic Bootloader and Field Upgrade envm Through IAP Interface
Application Note AC372 SmartFusion csoc: Basic Bootloader and Field Upgrade envm Through IAP Interface Table of Contents Introduction................................................ 1 Introduction to Field
More informationSMARTCARD XPRO. Preface. SMART ARM-based Microcontrollers USER GUIDE
SMART ARM-based Microcontrollers SMARTCARD XPRO USER GUIDE Preface Atmel SMARTCARD Xplained Pro is an extension board to the Atmel Xplained Pro evaluation platform. Atmel SMARTCARD Xplained Pro is designed
More informationDesigning Feature-Rich User Interfaces for Home and Industrial Controllers
Designing Feature-Rich User Interfaces for Home and Industrial Controllers Author: Frédéric Gaillard, Product Marketing Manager, Atmel We have all become familiar with intuitive user interfaces on our
More informationMonitoring Nginx Server
Monitoring Nginx Server eg Enterprise v6 Restricted Rights Legend The information contained in this document is confidential and subject to change without notice. No part of this document may be reproduced
More informationDecember 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:
Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design
More informationHigh-Performance, Highly Secure Networking for Industrial and IoT Applications
High-Performance, Highly Secure Networking for Industrial and IoT Applications Table of Contents 2 Introduction 2 Communication Accelerators 3 Enterprise Network Lineage Features 5 Example applications
More informationAttention. restricted to Avnet s X-Fest program and Avnet employees. Any use
Attention The Content material is contained copyright in by this its presentation original authors, is the property and is used of Avnet by Electronics permission. Marketing. This compendium Use of this
More information