MPSoC Designs: Driving Memory and Storage Management IP to Critical Importance

Size: px
Start display at page:

Download "MPSoC Designs: Driving Memory and Storage Management IP to Critical Importance"

Transcription

1 MPSoC Designs: Driving Storage Management IP to Critical Importance Design IP has become an essential part of SoC realization it is a powerful resource multiplier that allows SoC design teams to focus on differentiating their products rather than re-inventing the wheel. With the advent of multiple-processor SoCs (MPSoCs), design IP is entering a new frontier: memory and storage management. Contents SoC Realization and the Critical Importance of IP... 1 From IC to SoC to MPSoC...2 Data, Data Everywhere...4 SoC Storage Management Recommendations...4 SoC Realization and the Critical Importance of IP IP has become an essential part of nanometer system-on-chip (SoC) design it permits SoC design teams to focus valuable resources on product differentiation rather than wheel re-invention. For example, very few SoC design teams build their own processors anymore. That would be crazy. It s not that it s so hard to design a 32-bit RISC processor; an advanced student design team can create one over three or four days. Designing the processor isn t the hurdle; developing the robust ecosystem around it and supporting it is. Creating the software development tools compiler, assembler, linker, loader, debugger, etc. is a challenge. Keeping the tools current is another. Supporting their use in real designs is yet another. Professional quality, maintenance, and support are big drivers for the commercial design IP market, whatever the IP type. As more processors crowd into SoCs, managing their collective requests to off-chip memory and semiconductor-based storage (primarily in the form of NAND Flash and Hybrid HDD/NAND Flash devices) becomes increasingly critical to the success of the overall SoC design which brings memory and storage management IP to the fore. Late last year, Semico published a report, IP Subsystems: The Next IP Market Paradigm 1, which said: As the semiconductor industry enters the second decade of the 21st century, substantial changes to the System-on-a-Chip (SoC) design methodology are taking shape. These changes will create a new standard for how these very complex silicon solutions are conceptualized, designed, and implemented for at least this decade and possibly longer. The changes that are anticipated emphasize a rechanneling of effort away from merely implementing ever more-complex silicon solutions and towards dealing with complex applications from a system-level point of view. 1 IP Subsystems: The Next IP Market Paradigm, October 2010, Semico.

2 MPSoC Designs: Driving Storage Management IP to Critical Importance The growing use of commercial third-party design and verification IP is a fundamental part of the change to SoC design methodology noted in the Semico report. Design IP types fall into three main categories: processor, interface, and memory/storage management IP. From IC to SoC to MPSoC A new class of integrated circuit (IC) called the SoC appeared back in By definition, an SoC includes at least one processor. In the early days of SoCs, that literally meant one processor. SoC architectures of the day tended to mimic the board-level, processor-centric architectures developed in the 1980s, as shown in Figure 1. Any other IP needed was usually custom-developed internally to be placed around the purchased processor IP core. Application Processor Memory Requests Controller Drivers On-chip RAM Interface IP Figure 1: Simplified SoC architecture circa 1995 SoC design teams began to purchase third-party cores for standard interfaces such as USB and Ethernet because they had become check-box items. The interfaces themselves are now standardized, so there is incentive for design teams in creating something new with respect to most interface IP. Either the interface IP block meets the standard or it doesn t (as proven by the appropriate verification IP). It has therefore become more cost effective to use purchased third-party interface IP. Almost from the start, SoC designs started to incorporate processing elements. Perhaps a DSP for audio. Then a graphics processing unit (GPU) with first one and then two, four, or eight parallel rendering engines. As the number of on-chip processors and processing elements has grown to 6, 12, or more than 30, SoCs have evolved into multiple-processor SoCs (MPSoCs) with a distributed computing model. At the same time, individual on-chip processors have become more complex. Application Processor(s) S PHY Graphics Processor(s) Video Processor Memory- and Storage- Management Subsystem IP Audio DSP DMA Controller Flash PHY NAND Flash Figure 2: SoC architecture circa

3 MPSoC Designs: Driving Storage Management IP to Critical Importance An ARM7 processor core from the 1990s had one 8Kbyte unified instruction/data cache. A contemporary ARM Cortex -A15 MPCore processor includes four 32-bit RISC processors, each with separate 32Kbyte Level-1 (L1) instruction and data caches, plus a unified, coherent Level-2 (L2) cache that can be as large as 4Mbytes. There is a world of difference between keeping a single processor core supplied with data and keeping an MPSoC core fed with data, as shown in Figure 2. In Figure 2, many of the simple interface blocks have become entire subsystems with their own internal processing elements that place further demands on the MPSoC s memory and storage subsystems. The additional data traffic places heavier demands on the memory and storage, making intelligent management of these resources an essential requirement in the SoC s design. Although memory/storage management requirements for these packet-processing SoC designs reside in another universe compared to the memory/storage requirements of most SoC designs, SoCs with six or more on-chip processing elements are becoming very common. For example, Figure 3 shows the block diagram for a recently announced member of the Texas Instruments OMAP 5 family, the OMAP5430 SoC: Figure 3: TI OMAP 5 SoC architecture This device comprises several processing elements including two ARM Cortex-A15 MPCore processors, two ARM Cortex-M4 processor cores for real-time tasks, an Imagination Technologies POWERVR SGX544 graphics processor with multiple internal graphics pipelines, an HD video accelerator plus an additional image processor, a general-purpose DSP, a separate audio processor, and a multi-pipe display subsystem. In addition, there are more than 30 interface IP blocks on the chip. The on-chip OMAP 5 processing elements all require access to the external and NAND Flash memories connected to the OMAP 5 SoC, and these independent data streams must be managed and scheduled if the attached memory and storage devices are to be used efficiently, without wasting memory and storage bandwidth. Several vendors targeting the mobile applications market have introduced consumer-class SoCs with qualitatively similar architectures. MPSoC architecture is a design paradigm now in full force. The memory and storage management requirements for such designs are similarly complex. Sophisticated SoC architectures with many independent on-chip processing engines demand equally sophisticated approaches to on-chip memory and storage management. 3

4 MPSoC Designs: Driving Storage Management IP to Critical Importance Data, Data Everywhere The advent of MPSoCs has created a new frontier for design IP: memory and storage management. As more processors crowd onto the SoC, the management of their collective requests to off-chip memory and semiconductor-based storage (primarily in the form of NAND Flash devices) becomes increasingly critical. In the simple days when there was only one on-chip processor making memory and storage requests to (refer back to Figure 1), there really was little to manage SoC design teams could assign the task of developing memory and storage management IP to a couple of people. That s no longer the case. A system with multiple types of traffic from multiple requestors, each with different demands, in combination with a high-speed requires a memory controller with extremely advanced algorithms to schedule the traffic optimally while allowing for changes to the schedule based on real-time system priority. In addition, SoC applications have become far more data-driven than ever, which means that SoCs deal with orders of magnitude more data in the form of images, video, and audio. All of this data streams in from somewhere and spends time in intermediate storage before being processed and presented in audible or viewable form. Although mobile SoC applications set the pace here, the rising expectations for user interfaces in all types of products mean that most of today s SoC designs must be adept at moving and storing large media files. The memory and storage request scenarios have become much more complex with 10 to 20 processors, DSPs, and GPUs competing for memory and storage access. In addition, the external memories themselves, the DDR s and NAND Flash ICs, have become increasingly complex and their block-oriented communications protocols demand intelligent management to realize the full bandwidth abilities of these devices. Managing the flow and storage of this information affects the entire SoC design. If your SoC doesn t manage its memory and storage well, then it will be needlessly constrained. The effectiveness of your SoC s memory and storage management algorithms now directly influences the competitive position of your SoC against other chips. A memory and storage solution is needed that is proven, easily integrated into your design, and provides the performance, features, and fit you need. SoC Storage Management Recommendations Effective memory and storage management needs to leverage an EDA360 approach to design, which considers the application demands up front to drive system and SoC realization activities. There are many sophisticated management techniques to maximize the effective bandwidth of DDR s and Flash memory ICs. System development teams must balance component costs with the unique bandwidth requirements of their design to determine the right mix of memory and storage. It s a technical tradeoff It s a business tradeoff It s a time-to-market tradeoff You can ask an internal development team to learn these details and then incorporate the lessons learned into custom memory and storage controllers, or you can take the faster path to a competitive, working SoC by leveraging the considerable experience and expertise embodied in configurable Cadence Design IP for memory and storage management. Cadence works very closely with the major memory chip and processor IP vendors to ensure that the memory and storage needs of the most advanced processor IP cores are well met by Cadence memory and storage management IP. The technical needs of processor IP cores and memory/storage management IP are quite complementary, as is the working relationship between the leading processor IP vendors and Cadence. For example, if you look at processor IP evolution as embodied in the ARM Cortex-A15 MPCore, what s happening in the L2 cache and its cache-coherency unit drives what s needed in the overall memory architecture. Making these IP blocks integrate seamlessly requires a carefully coordinated and highly complementary collaboration between the development of the processor IP and the memory/storage management IP. 4

5 MPSoC Designs: Driving Storage Management IP to Critical Importance Our considerable experience and expertise springs from Denali Software being the acknowledged leader in memory and storage management IP, which Cadence acquired in Denali memory and storage management IP was well proven with a track record dating back to the earliest roots of commercial memory controllers. At its acquisition, Denali had a 10-year history in DDR controller IP, supporting all versions of the DDR memory interface protocol and delivering approximately 300 configured S controllers per year. Denali also had five years of experience with NAND Flash memory controller IP, delivering approximately 12 configured NAND Flash controllers per year with support for a variety Flash memory interfaces (asynchronous, synchronous, ONFi 2, and Togglemode). Add to this the 20 years of experience of the Cadence Design Services team on delivery of advanced physical interface IP (PHY and SerDes) and you have track record that is hard to beat. The selection of IP for memory and storage management is no longer a simple task, and the choices of IP to perform these tasks now require as much care and thought as does the selection of the processing elements that make use of the attached memory and storage devices. Cadence is transforming the global electronics industry through a vision called EDA360. With an application-driven approach to design, our software, hardware, IP, and services help customers realize silicon, SoCs, and complete systems efficiently and profitably Cadence Design Systems, Inc. All rights reserved. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. ARM, ARM7, Cortex, and MPCore are registered trademarks and trademarks of ARM Ltd. Imagination Technologies and POWERVR are trademarks of Imagination Technologies Ltd. Texas Instruments, TI, and OMAP are trademarks of Texas Instruments /11 MV/DM/PDF

Network connectivity controllers

Network connectivity controllers Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

High Performance or Cycle Accuracy?

High Performance or Cycle Accuracy? CHIP DESIGN High Performance or Cycle Accuracy? You can have both! Bill Neifert, Carbon Design Systems Rob Kaye, ARM ATC-100 AGENDA Modelling 101 & Programmer s View (PV) Models Cycle Accurate Models Bringing

More information

White Paper. S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com.

White Paper. S2C Inc. 1735 Technology Drive, Suite 620 San Jose, CA 95110, USA Tel: +1 408 213 8818 Fax: +1 408 213 8821 www.s2cinc.com. White Paper FPGA Prototyping of System-on-Chip Designs The Need for a Complete Prototyping Platform for Any Design Size, Any Design Stage with Enterprise-Wide Access, Anytime, Anywhere S2C Inc. 1735 Technology

More information

A Survey on ARM Cortex A Processors. Wei Wang Tanima Dey

A Survey on ARM Cortex A Processors. Wei Wang Tanima Dey A Survey on ARM Cortex A Processors Wei Wang Tanima Dey 1 Overview of ARM Processors Focusing on Cortex A9 & Cortex A15 ARM ships no processors but only IP cores For SoC integration Targeting markets:

More information

Universal Flash Storage: Mobilize Your Data

Universal Flash Storage: Mobilize Your Data White Paper Universal Flash Storage: Mobilize Your Data Executive Summary The explosive growth in portable devices over the past decade continues to challenge manufacturers wishing to add memory to their

More information

Architectures and Platforms

Architectures and Platforms Hardware/Software Codesign Arch&Platf. - 1 Architectures and Platforms 1. Architecture Selection: The Basic Trade-Offs 2. General Purpose vs. Application-Specific Processors 3. Processor Specialisation

More information

How mobile operators can monetize 3G investments through an effective applications platform

How mobile operators can monetize 3G investments through an effective applications platform Technology for Innovators TM How mobile operators can monetize 3G investments through an effective applications platform By Mike Yonker mikey@ti.com Director of Technology Strategy, Wireless Terminals

More information

Virtual Routing: What s The Goal? And What s Beyond? Peter Christy, NetsEdge Research Group, August 2001

Virtual Routing: What s The Goal? And What s Beyond? Peter Christy, NetsEdge Research Group, August 2001 Virtual Routing: What s The Goal? And What s Beyond? Peter Christy, NetsEdge Research Group, August 2001 Virtual routing is a software design method used to provide multiple independent routers that share

More information

IoT: Smart Vision Leads The Way

IoT: Smart Vision Leads The Way IoT: Smart Vision Leads The Way Peter McGuinness Multimedia Technology Marketing www.imgtec.com IoT is changing from amorphous to concrete: Imagination Technologies US Summit May 2015 2 IoT is changing

More information

Applied Micro development platform. ZT Systems (ST based) HP Redstone platform. Mitac Dell Copper platform. ARM in Servers

Applied Micro development platform. ZT Systems (ST based) HP Redstone platform. Mitac Dell Copper platform. ARM in Servers ZT Systems (ST based) Applied Micro development platform HP Redstone platform Mitac Dell Copper platform ARM in Servers 1 Server Ecosystem Momentum 2009: Internal ARM trials hosting part of website on

More information

SBC8600B Single Board Computer

SBC8600B Single Board Computer SBC8600B Single Board Computer 720MHz TI s Sitara AM3359 ARM Cortex-A8 Microprocessor Onboard 512MByte DDR3 SDRAM and 512MByte NAND Flash UARTs, 2*USB Host and 1*OTG, 2*Ethernet, CAN, RS485, LCD/TSP, Audio,

More information

ZigBee Technology Overview

ZigBee Technology Overview ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification

More information

How To Build A Cloud Computer

How To Build A Cloud Computer Introducing the Singlechip Cloud Computer Exploring the Future of Many-core Processors White Paper Intel Labs Jim Held Intel Fellow, Intel Labs Director, Tera-scale Computing Research Sean Koehl Technology

More information

LTE Release 10 Small Cell Physical Layer Evolution Issues and Challenges Facing Small Cell Product Developers in Multi- Core Environments

LTE Release 10 Small Cell Physical Layer Evolution Issues and Challenges Facing Small Cell Product Developers in Multi- Core Environments LTE Release 10 Small Cell Physical Layer Evolution Issues and Challenges Facing Small Cell Product Developers in Multi- Core Environments By Brian Meads, Director of Software Sales, CommAgility LTE Industry

More information

BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH

BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH WHITE PAPER METRIC-DRIVEN VERIFICATION ENSURES SOFTWARE DEVELOPMENT QUALITY BY STEVE BROWN, CADENCE DESIGN SYSTEMS AND MICHEL GENARD, VIRTUTECH INTRODUCTION The complexity of electronic systems is rapidly

More information

big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices

big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices big.little Technology Moves Towards Fully Heterogeneous Global Task Scheduling Improving Energy Efficiency and Performance in Mobile Devices Brian Jeff November, 2013 Abstract ARM big.little processing

More information

Lynx Design System Delivering Higher Productivity and Predictability in IC Design

Lynx Design System Delivering Higher Productivity and Predictability in IC Design Datasheet Delivering Higher Productivity and Predictability in IC Design User Benefits ``Visualization technology provides intuitive, easy-to-use fl ow creation, execution automation and project reporting

More information

Maximize strategic flexibility by building an open hybrid cloud Gordon Haff

Maximize strategic flexibility by building an open hybrid cloud Gordon Haff red hat open hybrid cloud Whitepaper Maximize strategic flexibility by building an open hybrid cloud Gordon Haff EXECUTIVE SUMMARY Choosing how to build a cloud is perhaps the biggest strategic decision

More information

Embedded Development Tools

Embedded Development Tools Embedded Development Tools Software Development Tools by ARM ARM tools enable developers to get the best from their ARM technology-based systems. Whether implementing an ARM processor-based SoC, writing

More information

How semiconductor companies can get better at managing software development

How semiconductor companies can get better at managing software development 37 Bill Butcher How semiconductor companies can get better at managing software development They may want to consider adopting one of four basic organizational structures. Gang Liang, Christopher Thomas,

More information

LSI SAS inside 60% of servers. 21 million LSI SAS & MegaRAID solutions shipped over last 3 years. 9 out of 10 top server vendors use MegaRAID

LSI SAS inside 60% of servers. 21 million LSI SAS & MegaRAID solutions shipped over last 3 years. 9 out of 10 top server vendors use MegaRAID The vast majority of the world s servers count on LSI SAS & MegaRAID Trust us, build the LSI credibility in storage, SAS, RAID Server installed base = 36M LSI SAS inside 60% of servers 21 million LSI SAS

More information

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah (DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation

More information

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:

More information

Advanced Core Operating System (ACOS): Experience the Performance

Advanced Core Operating System (ACOS): Experience the Performance WHITE PAPER Advanced Core Operating System (ACOS): Experience the Performance Table of Contents Trends Affecting Application Networking...3 The Era of Multicore...3 Multicore System Design Challenges...3

More information

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip

Outline. Introduction. Multiprocessor Systems on Chip. A MPSoC Example: Nexperia DVP. A New Paradigm: Network on Chip Outline Modeling, simulation and optimization of Multi-Processor SoCs (MPSoCs) Università of Verona Dipartimento di Informatica MPSoCs: Multi-Processor Systems on Chip A simulation platform for a MPSoC

More information

Java Embedded Applications

Java Embedded Applications TM a One-Stop Shop for Java Embedded Applications GeeseWare offer brings Java in your constrained embedded systems. You develop and simulate your Java application on PC, and enjoy a seamless hardware validation.

More information

Codesign: The World Of Practice

Codesign: The World Of Practice Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and

More information

How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual

How To Design A Single Chip System Bus (Amba) For A Single Threaded Microprocessor (Mma) (I386) (Mmb) (Microprocessor) (Ai) (Bower) (Dmi) (Dual Architetture di bus per System-On On-Chip Massimo Bocchi Corso di Architettura dei Sistemi Integrati A.A. 2002/2003 System-on on-chip motivations 400 300 200 100 0 19971999 2001 2003 2005 2007 2009 Transistors

More information

CISC, RISC, and DSP Microprocessors

CISC, RISC, and DSP Microprocessors CISC, RISC, and DSP Microprocessors Douglas L. Jones ECE 497 Spring 2000 4/6/00 CISC, RISC, and DSP D.L. Jones 1 Outline Microprocessors circa 1984 RISC vs. CISC Microprocessors circa 1999 Perspective:

More information

Introduction to AMBA 4 ACE and big.little Processing Technology

Introduction to AMBA 4 ACE and big.little Processing Technology Introduction to AMBA 4 and big.little Processing Technology Ashley Stevens Senior FAE, Fabric and Systems June 6th 2011 Updated July 29th 2013 Page 1 of 15 Why AMBA 4? The continual requirement for more

More information

The new 32-bit MSP432 MCU platform from Texas

The new 32-bit MSP432 MCU platform from Texas Technology Trend MSP432 TM microcontrollers: Bringing high performance to low-power applications The new 32-bit MSP432 MCU platform from Texas Instruments leverages its more than 20 years of lowpower leadership

More information

IBM System x reference architecture solutions for big data

IBM System x reference architecture solutions for big data IBM System x reference architecture solutions for big data Easy-to-implement hardware, software and services for analyzing data at rest and data in motion Highlights Accelerates time-to-value with scalable,

More information

Hybrid Platform Application in Software Debug

Hybrid Platform Application in Software Debug Hybrid Platform Application in Software Debug Jiao Feng July 15 2015.7.15 Software costs in SoC development 2 Early software adoption Previous Development Process IC Development RTL Design Physical Design

More information

What is a System on a Chip?

What is a System on a Chip? What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex

More information

Adding Video Analytics to Analog Surveillance. White Paper. New Intel Processors Provide Performance Gains for Hybrid IP/Analog Security Solutions

Adding Video Analytics to Analog Surveillance. White Paper. New Intel Processors Provide Performance Gains for Hybrid IP/Analog Security Solutions White Paper Adding Video Analytics to Analog Surveillance New Intel Processors Provide Performance Gains for Hybrid IP/Analog Security Solutions www.nexcom.com Video surveillance today is in the midst

More information

FLASH GAINS GROUND AS ENTERPRISE STORAGE OPTION

FLASH GAINS GROUND AS ENTERPRISE STORAGE OPTION FLASH GAINS GROUND AS ENTERPRISE STORAGE OPTION With new management functions placing it closer to parity with hard drives, as well as new economies, flash is gaining traction as a standard media for mainstream

More information

SABRE Lite Development Kit

SABRE Lite Development Kit SABRE Lite Development Kit Freescale i.mx 6Quad ARM Cortex A9 processor at 1GHz per core 1GByte of 64-bit wide DDR3 @ 532MHz UART, USB, Ethernet, CAN, SATA, SD, JTAG, I2C Three Display Ports (RGB, LVDS

More information

Making Multicore Work and Measuring its Benefits. Markus Levy, president EEMBC and Multicore Association

Making Multicore Work and Measuring its Benefits. Markus Levy, president EEMBC and Multicore Association Making Multicore Work and Measuring its Benefits Markus Levy, president EEMBC and Multicore Association Agenda Why Multicore? Standards and issues in the multicore community What is Multicore Association?

More information

OpenSPARC T1 Processor

OpenSPARC T1 Processor OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware

More information

All-Flash Arrays Weren t Built for Dynamic Environments. Here s Why... This whitepaper is based on content originally posted at www.frankdenneman.

All-Flash Arrays Weren t Built for Dynamic Environments. Here s Why... This whitepaper is based on content originally posted at www.frankdenneman. WHITE PAPER All-Flash Arrays Weren t Built for Dynamic Environments. Here s Why... This whitepaper is based on content originally posted at www.frankdenneman.nl 1 Monolithic shared storage architectures

More information

Optimizing Infrastructure Support For Storage Area Networks

Optimizing Infrastructure Support For Storage Area Networks Optimizing Infrastructure Support For Storage Area Networks December 2008 Optimizing infrastructure support for Storage Area Networks Mission critical IT systems increasingly rely on the ability to handle

More information

Introduction to RISC Processor. ni logic Pvt. Ltd., Pune

Introduction to RISC Processor. ni logic Pvt. Ltd., Pune Introduction to RISC Processor ni logic Pvt. Ltd., Pune AGENDA What is RISC & its History What is meant by RISC Architecture of MIPS-R4000 Processor Difference Between RISC and CISC Pros and Cons of RISC

More information

SBC8100 Single Board Computer

SBC8100 Single Board Computer SBC8100 Single Board Computer TI OMAP3530 Processor based on 600MHz ARM Cortex-A8 core (for SBC8100) TI DM3730 Processor based on 1GHz ARM Cortex-A8 core (for SBC8100 Plus) Flexible Design with a Tiny

More information

ARM Microprocessor and ARM-Based Microcontrollers

ARM Microprocessor and ARM-Based Microcontrollers ARM Microprocessor and ARM-Based Microcontrollers Nguatem William 24th May 2006 A Microcontroller-Based Embedded System Roadmap 1 Introduction ARM ARM Basics 2 ARM Extensions Thumb Jazelle NEON & DSP Enhancement

More information

Virtual Platforms Addressing challenges in telecom product development

Virtual Platforms Addressing challenges in telecom product development white paper Virtual Platforms Addressing challenges in telecom product development This page is intentionally left blank. EXECUTIVE SUMMARY Telecom Equipment Manufacturers (TEMs) are currently facing numerous

More information

Figure 1. Example of a Security System

Figure 1. Example of a Security System Security Systems: Migration to Cloud-Enabled IP-Based Solutions Introduction Security systems are used in a variety of locations, such as residential homes, office buildings, hospitals, industrial facilities,

More information

Bare-Metal, RTOS, or Linux? Optimize Real-Time Performance with Altera SoCs

Bare-Metal, RTOS, or Linux? Optimize Real-Time Performance with Altera SoCs WP-01245-1.0 Abstract This white paper examines various methods for optimizing real-time performance on Altera SoCs, which integrate an FPGA and applications processor into a single chip. Standard software

More information

Traditionally, a typical SAN topology uses fibre channel switch wiring while a typical NAS topology uses TCP/IP protocol over common networking

Traditionally, a typical SAN topology uses fibre channel switch wiring while a typical NAS topology uses TCP/IP protocol over common networking Network Storage for Business Continuity and Disaster Recovery and Home Media White Paper Abstract Network storage is a complex IT discipline that includes a multitude of concepts and technologies, like

More information

DesignWare IP for IoT SoC Designs

DesignWare IP for IoT SoC Designs DesignWare IP for IoT SoC Designs The Internet of Things (IoT) is connecting billions of intelligent things at our fingertips. The ability to sense countless amounts of information that communicates to

More information

TI Linux and Open Source Initiative Backgrounder

TI Linux and Open Source Initiative Backgrounder TI Linux and Open Source Initiative Backgrounder Texas Instruments Incorporated (TI) has supported the use of embedded real-time operating systems in digital signal processing (DSP) for many years with

More information

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW

More information

World-wide University Program

World-wide University Program 1 World-wide University Program Preparing Today s Students for Tomorrow s Technology Joe Bungo Manager Americas/Europe R&D Division 2 CONFIDENTIAL ARM Ltd ARM founded in November 1990 Advanced RISC Machines

More information

Data Center Performance Insurance

Data Center Performance Insurance Data Center Performance Insurance How NFS Caching Guarantees Rapid Response Times During Peak Workloads November 2010 2 Saving Millions By Making It Easier And Faster Every year slow data centers and application

More information

M-Shield mobile security technology

M-Shield mobile security technology Technology for Innovators TM M-Shield mobile security technology making wireless secure Overview As 3G networks are successfully deployed worldwide, opportunities are arising to deliver to end-users a

More information

OBJECTIVE ANALYSIS WHITE PAPER MATCH FLASH. TO THE PROCESSOR Why Multithreading Requires Parallelized Flash ATCHING

OBJECTIVE ANALYSIS WHITE PAPER MATCH FLASH. TO THE PROCESSOR Why Multithreading Requires Parallelized Flash ATCHING OBJECTIVE ANALYSIS WHITE PAPER MATCH ATCHING FLASH TO THE PROCESSOR Why Multithreading Requires Parallelized Flash T he computing community is at an important juncture: flash memory is now generally accepted

More information

OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC

OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC Driving industry innovation The goal of the OpenPOWER Foundation is to create an open ecosystem, using the POWER Architecture to share expertise,

More information

Extending the Power of FPGAs. Salil Raje, Xilinx

Extending the Power of FPGAs. Salil Raje, Xilinx Extending the Power of FPGAs Salil Raje, Xilinx Extending the Power of FPGAs The Journey has Begun Salil Raje Xilinx Corporate Vice President Software and IP Products Development Agenda The Evolution of

More information

The Shortcut Guide to Balancing Storage Costs and Performance with Hybrid Storage

The Shortcut Guide to Balancing Storage Costs and Performance with Hybrid Storage The Shortcut Guide to Balancing Storage Costs and Performance with Hybrid Storage sponsored by Dan Sullivan Chapter 1: Advantages of Hybrid Storage... 1 Overview of Flash Deployment in Hybrid Storage Systems...

More information

Make the green IP switch Low-energy semiconductor solutions for VoIP

Make the green IP switch Low-energy semiconductor solutions for VoIP Make the green IP switch Low-energy semiconductor solutions for VoIP Greener, better, easier With its capability to deliver free calls, extra features and low infrastructure costs, Voice over Internet

More information

System Software Integration: An Expansive View. Overview

System Software Integration: An Expansive View. Overview Software Integration: An Expansive View Steven P. Smith Design of Embedded s EE382V Fall, 2009 EE382 SoC Design Software Integration SPS-1 University of Texas at Austin Overview Some Definitions Introduction:

More information

Current and Future Trends in Medical Electronics

Current and Future Trends in Medical Electronics Current and Future Trends in Medical Electronics By Steven Dean, Medical Marketing Director, Texas Instruments www.arrownac.com 800.833.3557 Current and Future Trends in Medical Electronics By Steven Dean,

More information

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw Feb. 2013 Course Overview

More information

Unified Communications and Collaboration The Questions You Need to Ask

Unified Communications and Collaboration The Questions You Need to Ask Unified Communications and Collaboration The Questions You Need to Ask UC&C: What s in it for your people and your business? Giving end users the IT infrastructure they need to perform at their best can

More information

ARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM

ARM Processors and the Internet of Things. Joseph Yiu Senior Embedded Technology Specialist, ARM ARM Processors and the Internet of Things Joseph Yiu Senior Embedded Technology Specialist, ARM 1 Internet of Things is a very Diverse Market Human interface Location aware MEMS sensors Smart homes Security,

More information

ELEC 5260/6260/6266 Embedded Computing Systems

ELEC 5260/6260/6266 Embedded Computing Systems ELEC 5260/6260/6266 Embedded Computing Systems Spring 2016 Victor P. Nelson Text: Computers as Components, 3 rd Edition Prof. Marilyn Wolf (Georgia Tech) Course Topics Embedded system design & modeling

More information

TIME TO RETHINK PERFORMANCE MONITORING

TIME TO RETHINK PERFORMANCE MONITORING TIME TO RETHINK PERFORMANCE MONITORING New requirements for application awareness and support for unified communications are challenging performance monitoring appliance vendors to reconsider their approach.

More information

Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging

Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.

More information

high-performance computing so you can move your enterprise forward

high-performance computing so you can move your enterprise forward Whether targeted to HPC or embedded applications, Pico Computing s modular and highly-scalable architecture, based on Field Programmable Gate Array (FPGA) technologies, brings orders-of-magnitude performance

More information

Digital Signal Controller Based Automatic Transfer Switch

Digital Signal Controller Based Automatic Transfer Switch Digital Signal Controller Based Automatic Transfer Switch by Venkat Anant Senior Staff Applications Engineer Freescale Semiconductor, Inc. Abstract: An automatic transfer switch (ATS) enables backup generators,

More information

Big Data Comes of Age: Shifting to a Real-time Data Platform

Big Data Comes of Age: Shifting to a Real-time Data Platform An ENTERPRISE MANAGEMENT ASSOCIATES (EMA ) White Paper Prepared for SAP April 2013 IT & DATA MANAGEMENT RESEARCH, INDUSTRY ANALYSIS & CONSULTING Table of Contents Introduction... 1 Drivers of Change...

More information

THE RTOS AS THE ENGINE POWERING THE INTERNET OF THINGS

THE RTOS AS THE ENGINE POWERING THE INTERNET OF THINGS THE RTOS AS THE ENGINE POWERING THE INTERNET OF THINGS By Bill Graham and Michael Weinstein INNOVATORS START HERE. EXECUTIVE SUMMARY Driven by the convergence of cloud technology, rapidly growing data

More information

CoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs

CoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs CoreSight SoC enabling efficient design of custom debug and trace subsystems for complex SoCs Key steps to create a debug and trace solution for an ARM SoC Mayank Sharma, Technical Marketing Engineer,

More information

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

White Paper 40-nm FPGAs and the Defense Electronic Design Organization White Paper 40-nm FPGAs and the Defense Electronic Design Organization Introduction With Altera s introduction of 40-nm FPGAs, the design domains of military electronics that can be addressed with programmable

More information

Architectures, Processors, and Devices

Architectures, Processors, and Devices Architectures, Processors, and Devices Development Article Copyright 2009 ARM Limited. All rights reserved. ARM DHT 0001A Development Article Copyright 2009 ARM Limited. All rights reserved. Release Information

More information

FLIX: Fast Relief for Performance-Hungry Embedded Applications

FLIX: Fast Relief for Performance-Hungry Embedded Applications FLIX: Fast Relief for Performance-Hungry Embedded Applications Tensilica Inc. February 25 25 Tensilica, Inc. 25 Tensilica, Inc. ii Contents FLIX: Fast Relief for Performance-Hungry Embedded Applications...

More information

Am186ER/Am188ER AMD Continues 16-bit Innovation

Am186ER/Am188ER AMD Continues 16-bit Innovation Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving

More information

CA XOsoft Content Distribution v4

CA XOsoft Content Distribution v4 PRODUCT BRIEF: CA XOSOFT CONTENT DISTRIBUTION CA XOsoft Content Distribution v4 CA XOSOFT CONTENT DISTRIBUTION (FORMERLY CA XOSOFT WANSYNC CD) IS A SIMPLE, HIGHLY FLEXIBLE AND COST-EFFECTIVE CONTENT DELIVERY,

More information

ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654

ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA expands vision processing capabilities Dual MIPI CSI-2 CMOS camera ports,

More information

Networking Services Trusted at every level and every phase

Networking Services Trusted at every level and every phase Networking Services Trusted at every level and every phase freescale.com/netservices Networking Services Overview Freescale has over 1000 in-house software resources providing networking expertise, software

More information

OPTIMIZING VIDEO STORAGE AT THE EDGE OF THE NETWORK

OPTIMIZING VIDEO STORAGE AT THE EDGE OF THE NETWORK White Paper OPTIMIZING VIDEO STORAGE AT THE EDGE OF THE NETWORK Leveraging Intelligent Content Distribution Software, Off-the-Shelf Hardware and MLC Flash to Deploy Scalable and Economical Pay-As-You-Grow

More information

Which ARM Cortex Core Is Right for Your Application: A, R or M?

Which ARM Cortex Core Is Right for Your Application: A, R or M? Which ARM Cortex Core Is Right for Your Application: A, R or M? Introduction The ARM Cortex series of cores encompasses a very wide range of scalable performance options offering designers a great deal

More information

ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler

ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler ARM Cortex-A9 MPCore Multicore Processor Hierarchical Implementation with IC Compiler DAC 2008 Philip Watson Philip Watson Implementation Environment Program Manager ARM Ltd Background - Who Are We? Processor

More information

BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA

BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA AGENDA INTRO TO BEAGLEBONE BLACK HARDWARE & SPECS CORTEX-A8 ARMV7 PROCESSOR PROS & CONS VS RASPBERRY PI WHEN TO USE BEAGLEBONE BLACK Single

More information

Computer System Design. System-on-Chip

Computer System Design. System-on-Chip Brochure More information from http://www.researchandmarkets.com/reports/2171000/ Computer System Design. System-on-Chip Description: The next generation of computer system designers will be less concerned

More information

HP Moonshot: An Accelerator for Hyperscale Workloads

HP Moonshot: An Accelerator for Hyperscale Workloads HP Moonshot: An Accelerator for Hyperscale Workloads Sponsored by HP, see HP Moonshot for more information www.hp.com/go/moonshot Executive Summary Hyperscale data center customers have specialized workloads,

More information

Introduction to System-on-Chip

Introduction to System-on-Chip Introduction to System-on-Chip COE838: Systems-on-Chip Design http://www.ee.ryerson.ca/~courses/coe838/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer Engineering Ryerson University

More information

[Whitepaper] New Generation RISC Processing Power - Green Technology Engenders New Business Opportunities

[Whitepaper] New Generation RISC Processing Power - Green Technology Engenders New Business Opportunities [Whitepaper] New Generation RISC Processing Power - Green Technology Engenders New Business Opportunities In recent years, RISC computing-based products such as smart phones and consumer tablet PCs keep

More information

evm Virtualization Platform for Windows

evm Virtualization Platform for Windows B A C K G R O U N D E R evm Virtualization Platform for Windows Host your Embedded OS and Windows on a Single Hardware Platform using Intel Virtualization Technology April, 2008 TenAsys Corporation 1400

More information

Infrastructure Matters: POWER8 vs. Xeon x86

Infrastructure Matters: POWER8 vs. Xeon x86 Advisory Infrastructure Matters: POWER8 vs. Xeon x86 Executive Summary This report compares IBM s new POWER8-based scale-out Power System to Intel E5 v2 x86- based scale-out systems. A follow-on report

More information

Stream Processing on GPUs Using Distributed Multimedia Middleware

Stream Processing on GPUs Using Distributed Multimedia Middleware Stream Processing on GPUs Using Distributed Multimedia Middleware Michael Repplinger 1,2, and Philipp Slusallek 1,2 1 Computer Graphics Lab, Saarland University, Saarbrücken, Germany 2 German Research

More information

Emerging Markets for H.264 Video Encoding

Emerging Markets for H.264 Video Encoding Leveraging High Definition and Efficient IP Networking WHITE PAPER Introduction Already dominant in traditional applications such as video conferencing and TV broadcasting, H.264 Advanced Video Coding

More information

Industry First X86-based Single Board Computer JaguarBoard Released

Industry First X86-based Single Board Computer JaguarBoard Released Industry First X86-based Single Board Computer JaguarBoard Released HongKong, China (May 12th, 2015) Jaguar Electronic HK Co., Ltd officially launched the first X86-based single board computer called JaguarBoard.

More information

Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet

Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet Overview of Requirements and Applications for 40 Gigabit and 100 Gigabit Ethernet Version 1.1 June 2010 Authors: Mark Nowell, Cisco Vijay Vusirikala, Infinera Robert Hays, Intel 1. This work represents

More information

Seven Requirements for Hybrid Web Delivery Getting the best of both on-premises and SaaS

Seven Requirements for Hybrid Web Delivery Getting the best of both on-premises and SaaS Seven Requirements for Hybrid Web Delivery Getting the best of both on-premises and SaaS Traditionally, IT risk management has balanced security investment and the impact of the threat, allowing each business

More information

Benchmarking the OpenCloud SIP Application Server on Intel -Based Modular Communications Platforms

Benchmarking the OpenCloud SIP Application Server on Intel -Based Modular Communications Platforms Technology White Paper Benchmarking the OpenCloud SIP Application Server on Intel -Based Modular Communications Platforms Executive Summary Application servers are vital to the success of IP Multimedia

More information

White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment

White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment White Paper Multichannel Uncompressed in the Broadcast Environment Designing video equipment for streaming multiple uncompressed video signals is a new challenge, especially with the demand for high-definition

More information

Enterprise-class desktop virtualization with NComputing. Clear the hurdles that block you from getting ahead. Whitepaper

Enterprise-class desktop virtualization with NComputing. Clear the hurdles that block you from getting ahead. Whitepaper Enterprise-class desktop virtualization with NComputing Clear the hurdles that block you from getting ahead Whitepaper Introduction Enterprise IT departments are realizing virtualization is not just for

More information

Application. EDIUS and Intel s Sandy Bridge Technology

Application. EDIUS and Intel s Sandy Bridge Technology Application Note How to Turbo charge your workflow with Intel s Sandy Bridge processors and chipsets Alex Kataoka, Product Manager, Editing, Servers & Storage (ESS) August 2011 Would you like to cut the

More information