AN Boot mode jumper settings for LPC1800 and LPC4300. Document information
|
|
|
- Marshall Mason
- 7 years ago
- Views:
Transcription
1 Rev. 1 1 July 2012 Application note Document information Info Keywords Abstract Content Hitex Rev A4, NGX Xplorer, Keil, element14, LPC1830, LPC1850, LPC4330, LPC4350, MCB1800, MCB4300 This application note describes the different boot mode jumpers settings for development boards using the LPC1800/LPC4300 parts.
2 Revision history Rev Date Description Initial version. Contact information For more information, please visit: For sales office addresses, please send an to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
3 1. Introduction This application note describes the boot mode jumper settings for the following evaluation boards using NXP s LPC1800 and LPC4300 microcontrollers: Hitex Rev A4 with LPC1850/4350 NGX Xplorer with LPC1830 or LPC4330 Keil MCB1800/4300 element14 LPC4300 All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
4 2. Hitex Rev A4 with LPC1850 or LPC4350 Fig 1. Hitex Rev A4 boot mode jumper location (SPIFI boot mode shown) Table 1. Hitex Rev A4 boot mode jumper settings Boot mode BOOT1 BOOT2 BOOT3 BOOT4 Description USART Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode. SPIFI Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1] EMC 8-bit Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus. EMC 16-bit Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus. EMC 32-bit Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus. USB Boot from USB0. USB Boot from USB1. SPI (SSP) Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL). [1] USART Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode. [1] The boot loader programs the appropriate pin function at reset to boot using SSP0 or SPIFI. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
5 3. NGX Xplorer with LPC1830 or LPC4330 Fig 2. NGX Xplorer boot mode jumper location (SPIFI boot mode shown) Table 2. NGX Xplorer boot mode jumper settings Boot mode Description USART0 ON ON ON ON Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode. SPIFI OFF ON ON ON Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1] EMC 8-bit ON OFF ON ON Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus. EMC 16-bit OFF OFF ON ON Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus. EMC 32-bit ON ON OFF ON Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus. USB0 OFF ON OFF ON Boot from USB0. USB1 ON OFF OFF ON Boot from USB1. SPI (SSP) OFF OFF OFF ON Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL). [1] USART3 ON ON ON OFF Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode. [1] The boot loader programs the appropriate pin function at reset to boot using SSP0. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
6 4. Keil MCB1800/MCB4300 Fig 3. Keil boot mode jumper location (USART0 boot mode shown) Table 3. Keil boot mode jumper settings Boot mode P2_9 P2_8 P1_2 P1_1 Description USART0 L L L L Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode. SPIFI L L L H Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1] EMC 8-bit L L H L Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus. EMC 16-bit L L H H Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus. EMC 32-bit L H L L Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus. USB0 L H L H Boot from USB0. USB1 L H H L Boot from USB1. SPI (SSP) L H H H Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL). [1] USART3 HIGH LOW LOW LOW Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode. [1] The boot loader programs the appropriate pin function at reset to boot using SSP0. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
![SPIFI L L L H Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1] EMC 8-bit L L H L Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus.](/docs-images/46/21309167/images/page_6.jpg "EMC 16-bit L L H H Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus.")
7 5. element14 LPC4300 board Fig 4. element14 jumper location (USART3 boot mode shown) Table 4. element14 boot mode jumper settings Boot mode Description USART0 UP UP UP UP Boot from device connected to USART0 using pins P2_0 and P2_1. For flash parts, enter UART ISP mode. SPIFI DN UP UP UP Boot from Quad SPI flash connected to the SPIFI interface on P3_3 to P3_8. [1] EMC 8-bit UP DN UP UP Boot from external static memory (such as NOR flash) using CS0 and an 8-bit data bus. EMC 16-bit DN DN UP UP Boot from external static memory (such as NOR flash) using CS0 and a 16-bit data bus. EMC 32-bit UP UP DN UP Boot from external static memory (such as NOR flash) using CS0 and a 32-bit data bus. USB0 DN UP DN UP Boot from USB0. USB1 UP DN DN UP Boot from USB1. SPI (SSP) DN DN DN UP Boot from SPI flash connected to the SSP0 interface on P3_3 (function SSP0_SCK), P3_6 (function SSP0_MISO), P3_7 (function SSP0_MOSI), and P3_8 (function SSP0_SSEL). [1] USART3 UP UP UP DN Boot from device connected to USART3 using pins P2_3 and P2_4. For flash parts, enter UART ISP mode. [1] The boot loader programs the appropriate pin function at reset to boot using SSP0. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
8 6. Legal information 6.1 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. 6.2 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Evaluation products This product is provided on an as is and with all faults basis for evaluation purposes only. NXP Semiconductors, its affiliates and their suppliers expressly disclaim all warranties, whether express, implied or statutory, including but not limited to the implied warranties of noninfringement, merchantability and fitness for a particular purpose. The entire risk as to the quality, or arising out of the use or performance, of this product remains with customer. In no event shall NXP Semiconductors, its affiliates or their suppliers be liable to customer for any special, indirect, consequential, punitive or incidental damages (including without limitation damages for loss of business, business interruption, loss of use, loss of data or information, and the like) arising out the use of or inability to use the product, whether or not based on tort (including negligence), strict liability, breach of contract, breach of warranty or any other theory, even if advised of the possibility of such damages. Notwithstanding any damages that customer might incur for any reason whatsoever (including without limitation, all damages referenced above and all direct or general damages), the entire liability of NXP Semiconductors, its affiliates and their suppliers and customer s exclusive remedy for all of the foregoing shall be limited to actual damages incurred by customer based on reasonable reliance up to the greater of the amount actually paid by customer for the product or five dollars (US$5.00). The foregoing limitations, exclusions and disclaimers shall apply to the maximum extent permitted by applicable law, even if any remedy fails of its essential purpose. 6.3 Trademarks Notice: All referenced brands, product names, service names and trademarks are property of their respective owners. All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
9 7. List of figures Fig 1. Fig 2. Fig 3. Fig 4. Hitex Rev A4 boot mode jumper location (SPIFI boot mode shown)... 4 NGX Xplorer boot mode jumper location (SPIFI boot mode shown)... 5 Keil boot mode jumper location (USART0 boot mode shown)... 6 element14 jumper location (USART3 boot mode shown)... 7 All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
10 8. List of tables Table 1. Hitex Rev A4 boot mode jumper settings... 4 Table 2. NGX Xplorer boot mode jumper settings... 5 Table 3. Keil boot mode jumper settings... 6 Table 4. element14 boot mode jumper settings... 7 All information provided in this document is subject to legal disclaimers. NXP B.V All rights reserved. Application note Rev. 1 1 July of 11
11 9. Contents 1. Introduction Hitex Rev A4 with LPC1850 or LPC NGX Xplorer with LPC1830 or LPC Keil MCB1800/MCB element14 LPC4300 board... Error! Bookmark not defined. 6. Legal information Definitions Disclaimers Trademarks List of figures List of tables Contents Please be aware that important notices concerning this document and the product(s) described herein, have been included in the section 'Legal information'. NXP B.V All rights reserved. For more information, visit: For sales office addresses, please send an to: salesaddresses@nxp.com Date of release: 1 July 2012 Document identifier:
Using the RS232 serial evaluation boards on a USB port
Document information Info Content Keywords Serial evaluation Board, PN512,PN532, MFRC663, MFRC522, MFRC523, MFRC52x, MFRD522, MFRD523, MFRD52x MIFARE Contactless Smart Card Reader Reference Design, MIFARE
AN11241. AES encryption and decryption software on LPC microcontrollers. Document information
AES encryption and decryption software on LPC microcontrollers Rev. 1 25 July 2012 Application note Document information Info Content Keywords AES, encryption, decryption, FIPS-197, Cortex-M0, Cortex-M3
AN1991. Audio decibel level detector with meter driver
Rev. 2.1 20 March 2015 Application note Document information Info Keywords Abstract Content SA604A, LM358, RSSI, cellular radio The SA604A can provide a logarithmic response proportional to the input signal
AN11008 Flash based non-volatile storage
Rev. 1 5 January 2011 Application note Document information Info Content Keywords Flash, EEPROM, Non-Volatile Storage Abstract This application note describes the implementation and use of a library that
AN10950. LPC24XX external memory bus example. Document information
Rev. 1.1 9 November 2012 Application note Document information Info Content Keywords LPC24XX, EMC, memory, SDRAM, SRAM, flash Abstract This application note will detail an example design illustrating how
UM10764. Vertical Alignment (VA) displays and NXP LCD drivers
Rev. 1 11 November 2013 User manual Document information Info Keywords Abstract Content Vertical Alignment, Twisted Nematic, LCD, PCA85232U, PCA85233UG, PCA8576FUG, PCF21219DUGR, PCA85262ATT, PCA85276ATT
AN10866 LPC1700 secondary USB bootloader
Rev. 2 21 September 2010 Application note Document information Info Content Keywords LPC1700, Secondary USB Bootloader, ISP, IAP Abstract This application note describes how to add a custom secondary USB
AN11357. BGU8009 Matching Options for 850 MHz / 2400 MHz Jammer Immunity. Document information. Keywords
BGU89 Matching Options for 85 MHz / 24 MHz Jammer Immunity Rev. 1 27 May 213 Application Note Document information Info Content Keywords LNA, GNSS, GPS, BGU89, WLAN, GSM-85, GSM-9 Abstract This document
Mounting instructions for SOT78 (TO-220AB); SOT186A (TO-220F)
Mounting instructions for SOT78 (TO-220AB); SOT186A (TO-220F) Rev. 1 29 May 2012 Application note Document information Info Keywords Abstract Content SOT78; SOT186A; TO-220AB; TO-220F This application
AN11160. Designing RC snubbers
AN60 Rev. 25 April 202 Application note Document information Info Keywords Abstract Content RC snubber, commutation, reverse recovery, leakage inductance, parasitic capacitance, RLC circuit and damping,
Planar PIN diode in a SOD323 very small plastic SMD package.
Rev. 8 12 May 2015 Product data sheet 1. Product profile 1.1 General description Planar PIN diode in a SOD323 very small plastic SMD package. 1.2 Features and benefits High voltage, current controlled
ES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information
Rev. 1.1 8 August 2012 Errata sheet Document information Info Keywords Abstract Content LPC4357FET256; LPC4357FET180; LPC4357FBD208; LPC4353FET256; LPC4353FET180; LPC4353FBD208; LPC4337FET256; LPC4337FET180;
Schottky barrier quadruple diode
Rev. 3 8 October 2012 Product data sheet 1. Product profile 1.1 General description with an integrated guard ring for stress protection. Two electrically isolated dual Schottky barrier diodes series, encapsulated
PN7120 Windows IoT Porting Guidelines. Rev. 1.0 13 October 2015 349610
Rev. 1.0 13 October 2015 Application note Document information Info Content Keywords Windows, Internet of Things, NFC, NXP, NCI Abstract This notes describes how to add support for PN7120 to a Windows
AN11007. Single stage 5-6 GHz WLAN LNA with BFU730F. document information
Single stage 5-6 GHz WLAN LNA with BFU730F Rev. 2 20 November 2012 Application note document information Info Content Keywords BFU730F, LNA, 802.11a & 802.11n MIMO WLAN Abstract The document provides circuit,
HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate
Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise
NPN wideband transistor in a SOT89 plastic package.
SOT89 Rev. 05 21 March 2013 Product data sheet 1. Product profile 1.1 General description in a SOT89 plastic package. 1.2 Features and benefits High gain Gold metallization ensures excellent reliability
AN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package
Rev. 6 10 September 2010 Product data sheet 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small hermetically sealed glass SOD80C
1-of-4 decoder/demultiplexer
Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active
10 ma LED driver in SOT457
SOT457 in SOT457 Rev. 1 20 February 2014 Product data sheet 1. Product profile 1.1 General description LED driver consisting of resistor-equipped PNP transistor with two diodes on one chip in an SOT457
Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control
TO-92 Rev. 9 9 November 2 Product data sheet. Product profile. General description Passivated, sensitive gate triacs in a SOT54 plastic package.2 Features and benefits Designed to be interfaced directly
IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.
SOT457 Rev. 5 8 July 2011 Product data sheet 1. Product profile 1.1 General description The is designed to protect I/O lines sensitive to capacitive load, such as USB 2.0, ethernet, Digital Video Interface
DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12
DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Low-voltage variable capacitance double 2001 Oct 12 Low-voltage variable capacitance double FEATURES Excellent linearity C1: 95 pf; C7.5: 27.6
Quad 2-input NAND Schmitt trigger
Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches
HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register
Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock
BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description
SOT2 Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description Planar with an integrated guard ring for stress protection, encapsulated in a small SOT2 (TO-26AB) Surface-Mounted
SiGe:C Low Noise High Linearity Amplifier
Rev. 2 21 February 2012 Product data sheet 1. Product profile 1.1 General description The is a low noise high linearity amplifier for wireless infrastructure applications. The LNA has a high input and
AN11261. Using RC Thermal Models. Document information
Rev. 2 19 May 2014 Application note Document information Info Keywords Abstract Content RC thermal, SPICE, Models, Z th, R th, MOSFET, Power Analysis of the thermal performance of power semiconductors
AN11243. Failure signature of electrical overstress on power MOSFETs. Document information
Rev. 01 29 October 2012 Application note Document information Info Keywords Abstract Content Power MOSFETs, Electrical Overstress (EOS), Unclamped Inductive Switching (UIS) When Power MOSFETs fail, there
74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger
Rev. 5 29 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn)
74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information
Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)
The 74LVC1G11 provides a single 3-input AND gate.
Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this
3-to-8 line decoder, demultiplexer with address latches
Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC
High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC
Rev. 8 18 November 2010 Product data sheet 1. Product profile 1.1 General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table 1. Product overview Type number Package
DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD923 870 MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08
DISCRETE SEMICONDUCTORS DATA SHEET M3D848 2002 Oct 08 FEATURES High output capability Excellent linearity Extremely low noise Excellent return loss properties Rugged construction Gold metallization ensures
The sensor can be operated at any frequency between DC and 1 MHz.
Rev. 6 18 November 2010 Product data sheet 1. Product profile 1.1 General description The is a sensitive magnetic field sensor, employing the magneto-resistive effect of thin film permalloy. The sensor
AN11122. Water and condensation safe touch sensing with the NXP capacitive touch sensors. Document information
with the NXP capacitive touch sensors Rev. 3 14 March 2014 Application note Document information Info Keywords Abstract Content PCF8883, PCA8885, PCF8885, PCA8886 This application note explains the unique
74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate
Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors
Low-power configurable multiple function gate
Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the
AN10811 Programming SPI flash on EA3131 boards Rev. 01 1 May 2009 Application note Document information Info Content Keywords Abstract
Rev. 01 1 May 2009 Application note Document information Info Keywords Abstract Content LPC3130, LPC3131, SPI flash Example for programming SPI flash on EA3131 boards. Revision history Rev Date Description
HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop
Rev. 9 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input
14-stage ripple-carry binary counter/divider and oscillator
Rev. 8 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to
BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.
Rev. 6 4 September 04 Product data sheet. Product profile. General description, encapsulated in small Surface-Mounted Device (SMD) plastic packages. Table. Product overview Type number Package Configuration
LIN-bus ESD protection diode
Rev. 3 31 May 2011 Product data sheet 1. Product profile 1.1 General description in a very small SOD323 (SC-76) Surface-Mounted Device (SMD) plastic package designed to protect one automotive Local Interconnect
EULA - Page 2 of 5 any service, account, computer systems or networks associated with the Internet-based services provided by ESI-TECNALIA.
EULA - Page 1 of 5 END-USER LICENSE AGREEMENT FOR ESI-TECNALIA SOFTWARE IMPORTANT READ CAREFULLY: This End-User License Agreement ("EULA") is a legal agreement between you (either an individual or a single
45 V, 100 ma NPN general-purpose transistors
Rev. 9 2 September 214 Product data sheet 1. Product profile 1.1 General description NPN general-purpose transistors in Surface-Mounted Device (SMD) plastic packages. Table 1. Product overview Type number
Triple single-pole double-throw analog switch
Rev. 12 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a triple single-pole double-throw (SPDT) analog switch, suitable
DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors
DISCRETE SEMICONDUCTORS DATA SHEET Product specification April 24 Product specification GENERAL DESCRIPTION QUICK REFERENCE DATA Passivated thyristors in a plastic SYMBOL PARAMETER MAX. MAX. MAX. UNIT
AN10724. TDA8026ET - 5 slots smart card interface. Document information
Rev. 1.0 27 September 2011 Application note Document information Info Content Keywords TDA8026, 5 slots, Smart Card Interface, Banking, EMV, Point-Of-Sale, ISO 7816-3 Abstract This application note describes
DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS
DISCRETE SEMICONDUCTORS DATA SHEET N-channel silicon field-effect transistors Supersedes data of April 995 996 Jul BF5A; BF5B; BF5C FEATURES Interchangeability of drain and source connections Frequencies
8-channel analog multiplexer/demultiplexer
Rev. 12 25 March 2016 Product data sheet 1. General description The is an with three address inputs (S1 to S3), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common
74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device
Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package
TO-220AC 27 May 2015 Product data sheet 1. General description Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package 2. Features and benefits Fast switching Low thermal resistance
74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger
Rev. 5 30 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,
AN10860_1. Contact information. NXP Semiconductors. LPC313x NAND flash data and bad block management
Rev. 01 11 August 2009 Application note Document information Info Keywords Abstract Content LPC3130 LPC3131 LPC313x LPC313X LPC3153 LPC3154 LPC3141 LPC3142 LPC31XX LPC31xx Linux kernel Apex boot loader
AN10849. LPC1700 RTC hardware auto calibration. Document information. RTC, Hardware Auto Calibration, LPC1700, Graphic LCD
Rev. 01 1 July 2009 Application note Document information Info Keywords Abstract Content RTC, Hardware Auto Calibration, LPC1700, Graphic LCD Using the LPC1700 RTC s auto calibration feature Revision history
74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate
Rev. 5 27 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of
How To Add A Usb Secondary Ipo Bootloader To An Lpc23Xx Flash Device To A Flash Device
Rev. 01 16 October 2008 Application note Document information Info Keywords Abstract Content LPC23xx, Secondary ISP Bootloader, Bootloader, USB This application note describes how to add custom USB secondary
74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer
Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually
74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer
Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter
Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to
8-bit binary counter with output register; 3-state
Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary
DUAL MONITOR DRIVER AND VBIOS UPDATE
DUAL MONITOR DRIVER AND VBIOS UPDATE RN-07046-001_v01 September 2013 Release Notes DOCUMENT CHANGE HISTORY RN-07046-001_v01 Version Date Authors Description of Change 01 September 30, 2013 MD, SM Initial
74HC4040; 74HCT4040. 12-stage binary ripple counter
Rev. 5 3 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset
74HC165; 74HCT165. 8-bit parallel-in/serial out shift register
Rev. 4 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is an 8-bit serial or parallel-in/serial-out shift register. The device
QUADRO POWER GUIDELINES
QUADRO POWER GUIDELINES DA-07261-001_v03 July 2015 Application Note DOCUMENT CHANGE HISTORY DA-07261-001_v03 Version Date Authors Description of Change 01 June 6, 2014 VL, SM Initial Release 02 June 2,
BZT52H series. Single Zener diodes in a SOD123F package
Rev. 3 7 December 2010 Product data sheet 1. Product profile 1.1 General description General-purpose Zener diodes in a SOD123F small and flat lead Surface-Mounted Device (SMD) plastic package. 1.2 Features
Hex buffer with open-drain outputs
Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low
Femtofarad bidirectional ESD protection diode
Rev. 3 24 October 2011 Product data sheet 1. Product profile 1.1 General description Femtofarad bidirectional ElectroStatic Discharge (ESD) protection diode in a leadless ultra small SOD882 Surface-Mounted
NPN wideband silicon RF transistor
Rev. 1 13 January 2014 Product data sheet 1. Product profile 1.1 General description NPN silicon RF transistor for high speed, low noise applications in a plastic, 3-pin SOT23 package. The is part of the
74HC393; 74HCT393. Dual 4-bit binary ripple counter
Rev. 6 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features
General purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM
TO-92 May 25 Product data sheet. General description Planar passivated very sensitive gate four quadrant triac in a SOT54 plastic package intended to be interfaced directly to microcontrollers, logic integrated
ESD protection for high-speed interfaces
Rev. 1 1 October 212 Product data sheet 1. Product profile 1.1 General description The device is designed to protect high-speed interfaces such as High-Definition Multimedia Interface (HDMI), DisplayPort,
The 74LVC1G04 provides one inverting buffer.
Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in
NPN wideband silicon germanium RF transistor
Rev. 1 29 April 211 Product data sheet 1. Product profile 1.1 General description NPN silicon germanium microwave transistor for high speed, low noise applications in a plastic, 4-pin dual-emitter SOT343F
Partners in Care Welch Allyn Connex Software Development Kit License Agreement
This Software Development Kit End User ( Agreement ) is between Welch Allyn, Inc. ( Welch Allyn ) and the Customer identified in the purchase order ( Customer or You ), and it governs the Software Development
BLL6G1214L-250. 1. Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.
BLL6G1214L-25 Rev. 1 16 February 212 Preliminary data sheet 1. Product profile 1.1 General description 25 W LDMOS power transistor intended for L-band radar applications in the 1.2 GHz to 1.4 GHz range.
74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state
Rev. 7 4 March 2016 Product data sheet 1. General description The is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE
IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces
XSON1 Rev. 4 1 November 213 Product data sheet 1. Product profile 1.1 General description The device is designed to protect high-speed interfaces such as SuperSpeed USB, High-Definition Multimedia Interface
74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting
Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive
AGREEMENT BETWEEN USER AND Caduceon Environmental Laboratories Customer Portal
Terms of Use AGREEMENT BETWEEN USER AND Caduceon Environmental Laboratories Customer Portal The Caduceon Environmental Laboratories Customer Portal Web Site is comprised of various Web pages operated by
8-bit synchronous binary down counter
Rev. 5 21 April 2016 Product data sheet 1. General description The is an 8-bit synchronous down counter. It has control inputs for enabling or disabling the clock (CP), for clearing the counter to its
74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate
Rev. 5 4 September 202 Product data sheet. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages
CereVoice Cloud Text To Speech Web Service Terms and Conditions Of Usage Agreement
This ("Agreement") is a legal agreement between you (either as an individual or as single legal entity, referred to in this Agreement as "SERVICE USER") and CereProc Ltd ("CereProc") for the use of the
DragonBoard 410c based on Qualcomm Snapdragon 410 processor
Qualcomm Technologies, Inc. DragonBoard 410c based on Qualcomm Snapdragon 410 processor GPIO Pin Assignment Spreadsheet LM80-P0436-6 Rev B May 20, 2015 2015 Qualcomm Technologies, Inc. All rights reserved.
1. GRANT OF LICENSE. Acunetix Ltd. grants you the following rights provided that you comply with all terms and conditions of this EULA:
Acunetix Web Vulnerability Scanner Licensed Copies: 1 END USER LICENSE AGREEMENT IMPORTANT READ CAREFULLY: This End User License Agreement ("EULA") is a legal agreement between you (either an individual
1. GRANT OF LICENSE. Formdocs LLC grants you the following rights provided that you comply with all terms and conditions of this EULA:
END-USER LICENSE AGREEMENT FOR FORMDOCS SOFTWARE IMPORTANT-READ CAREFULLY: This End-User License Agreement ("EULA") is a legal agreement between you (either an individual or a single entity) and Formdocs
74HC74; 74HCT74. 1. General description. 2. Features and benefits. 3. Ordering information
Rev. 5 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual
BACKUPPRO TERMS OF USE AND END USER LICENSE AGREEMENT
BACKUPPRO TERMS OF USE AND END USER LICENSE AGREEMENT This is a legal agreement between you and BackupPro, a business located in Australia and having its registered office at 795 Botany Road, Rosebery
Single-channel common-mode filter with integrated ESD protection network
Single-channel common-mode filter with integrated ESD protection network Rev. 2 29 May 2013 Product data sheet 1. Product profile 1.1 General description 2-lines (one differential channel) common-mode
Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.
Rev. 11 29 June 2012 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement
Website Hosting Agreement
Website Hosting Agreement 6 oak grove avenue This Hosting Contract governs your purchase and use, in any manner, of all Web site hosting services, including the Shared Hosting Services, (collectively,
BlackBerry Business Cloud Services. Version: 6.1.7. Release Notes
BlackBerry Business Cloud Services Version: 6.1.7 Release Notes Published: 2015-04-02 SWD-20150402141754388 Contents 1 Related resources...4 2 What's new in BlackBerry Business Cloud Services 6.1.7...
BT138-600E. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data. 4Q Triac 30 August 2013 Product data sheet
TO-22AB 3 August 213 Product data sheet 1. General description Planar passivated sensitive gate four quadrant triac in a SOT78 (TO-22AB) plastic package intended for use in general purpose bidirectional
HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop
Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. pplications The is a dual -type flip-flop that features independent set-direct input (S), clear-direct input
UM10520. TEA1721 isolated 3-phase universal mains flyback converter demo board. Document information
TEA1721 isolated 3-phase universal mains flyback converter demo board Rev. 1.2 15 May 2013 User manual Document information Info Keywords Abstract Content TEA1721, isolated, 3-phase universal mains, AC/DC
We suggest you retain a copy of these End User Terms of Use for your records.
END USER TERMS OF USE The use of Incident Response Technologies Inc. s ("IRT") Software is offered to you upon your acceptance of these End User Terms of Use. By using IRT s software (the Software ), you
30 V, single N-channel Trench MOSFET
SOT883B Rev. 1 11 May 212 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a leadless ultra small DFN16B-3 (SOT883B) Surface-Mounted
74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications
8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 8 25 February 2016 Product data sheet 1. General description The is an 8-bit serial-in/serial or parallel-out shift