Algorithms for Advanced Packet Classification with Ternary CAMs
|
|
|
- Julius James
- 9 years ago
- Views:
Transcription
1 Algorithms for Advanced Packet Classification with Ternary CAMs Karthik Lakshminarayanan UC Berkeley Joint work with Anand Rangarajan and Srinivasan Venkatachary (Cypress Semiconductor)
2 Packet Processing Environment Rule: acl-id src-addr src-port dst-addr dst-port proto (e.g. acl / / tcp) Hdr Payload Search Key Rule Action ACL Database permit/deny, update counter Packet matches a set of rules based on the header Examples: routers, intrusion detection systems
3 Packet Processing Environment Rule: acl-id src-addr src-port dst-addr dst-port proto (e.g. acl / / tcp) Hdr Payload Search Key Rule Action ACL Database How are the rules stored? permit/deny, update counter TCAMs gaining widespread deployment 6 million TCAM devices deployed Used in multi-gigabit systems that have O(10,000) rules
4 Ternary Content Addressable Memory RAM: input = address, output = value CAM: input = value, output = address
5 Ternary Content Addressable Memory Memory device with fixed-width arrays Each bit is 0, 1 or x (don t care) Search is performed against all entries in parallel and the first result is returned Search key xx001100x10 width = W bits TCAM 00100x1x001110x0x 01110xxx001100xxx x xx row 1 row 2 row n Output is 2 width = W bits
6 Ternary Content Addressable Memory Benefits: Deterministic Search Throughput single cycle search irrespective of search key TCAM Search key xx001100x10 width = W bits 00100x1x001110x0x 01110xxx001100xxx x xx row 1 row 2 row n Output is 2 width = W bits
7 Problems Range Representation Problem Multimatch Classification Problem No modifications to TCAMs and simple Easy to deploy
8 Problems Range Representation Problem Multimatch Classification Problem
9 Range Representation Problem (Recall that rules contain prefixes and ranges) Representing prefixes in ternary is trivial IP address prefixes present in rules e.g /24 would contain 8 x s at the end Representing arbitrary ranges is not easy though port fields might contain ranges e.g. some security applications may allow ports only Problem Statement: Given a range R, find the minimum number of ternary entries to represent R
10 Why is efficient range representation an important problem? Number of range rules has increased over time
11 Why is efficient range representation an important problem? Number of unique ranges have increased over time
12 Earlier Approaches I Prefix expansion of ranges: express ranges as a union of prefixes have a separate TCAM entry for each prefix Example: the range [3,12] over a 4-bit field would expand to: 0011 (3), 01xx (4-7), 10xx (8-11) and 1100 (12) expansion: the number of entries a rule expands to Worst-case expansion for a W-bit field is 2W-2 example: [1,14] would expand to 0001, 001x, 01xx, 10xx, 110x, bit port field expands to 30 entries
13 Why is efficient range representation an important problem? Two range fields multiplicative effect
14 Earlier Approaches II Database-dependent encoding: observation: TCAM array has some unused bits use these additional bits to encode commonly occurring ranges in the database TCAMs with IP ACLs have ~ 36 extra bits 144-bit wide TCAMs 104-bits + 4-bits typically used for IP ACL rules
15 Earlier Approaches II Database-dependent encoding: observation: TCAM array has some unused bits use these additional bits to encode commonly occurring ranges in the database Example: Address Port / / / Set extra bit to 1 Set extra bit to x Set extra bit to 1 If search key falls in 20-24, set extra bit to 1, else set it to 0
16 Earlier Approaches II Database-dependent encoding: observation: TCAM array has some unused bits use these additional bits to encode commonly occurring ranges in the database Improved version: Region-based Range Encoding Disadvantages: database dependent incremental update is hard
17 Database-Independent Range Pre- Encoding (DIRPE) Key insight: use additional bits in a database independent way wider representation of ranges reduce expansion in the worst-case
18 DIRPE: Fence Encoding Fence encoding (W-bit field) total of 2 W -1 bits Encoding(0) = Encoding(2) = Encoding(4) = Encoding[2,4] = 000xx11 Using 2 W -1 bits, fence encoding achieves an expansion of 1 Theorem: For achieving a worst-case row expansion of 1 for a W-bit range, 2 W -1 bits are necessary
19 DIRPE: Using the Available Extra Bits Two extremes: no extra bits worst case expansion is 2W 2 2 W W 1 extra bits worst case expansion is 1 Is there something in between? appropriate worst-case based on number of extra bits available
20 DIRPE: Splitting the Range Field Procedure: split W-bit field into multiple chunks encode each chunk using fence encoding combine the chunks to form ternary entries k 0 bits k 1 bits W bits k 2 bits Combining chunks: analogous to multi-bit tries
21 Unibit view of DIRPE (Prefix expansion) W=3, split into three 1-bit chunks; Range=[1,6] Each level can contribute to at most 2 prefixes (but for the top level) [0-7] x x x [0-3] [4-7] 0xx 1xx [0-1] [2-3] [4-5] [6-7] 00x 01x 10x 11x
22 Multi-bit view of DIRPE Width of each encoded chunk = = 7 bits [16,47] xxx11 xxxxxxx [11,15] [48,54] xxxx xxxxxx 9-bit field (W=9) 3 chunks, 3 bits wide Range = [11,54] = [013, 066] Worst case expansion = 2W/k 1 Number of extra bits needed = (2 k -1)W/k - W
23 Comparison of Expansion Worst-case expansion Real-life expansion
24 Metric Extra bits Worst-case capacity degradation Cost of an incremental update Prefix Expansion Region-based Encoding (with r regions) 0 F(log 2 r + 2n-1 r DIRPE (with k-bit chunks) ) F( W(2k -1) k - W) DIRPE + Region-based F( (2k -1) log 2 r k 2n-1 + ) r (2W-2) F (2log 2 r) F ( 2W ) F k - 1 ( 2log 2 r ) F k W O(W F ) O(N) O(( ) F ) O(N) k Overhead on the packet processor None Pre-computed table of size: O((log 2 r+ 2n-1 ) F.2 W ) r ( or ) O(nF) comparators of width W bits O( W.2 k ) k logic gates Both pieces of logic from previous two columns
25 DIRPE: Summary Database independent Scales well for large databases Good incremental update properties Additional bits needed Small logic needed for modifying search key Does not affect throughput
26 Problems Range Expansion Problem Multimatch Classification Problem
27 Multimatch Classification Problem TCAM search primitive: return first matching entry for a key Multimatch requirement: return k matches (or all matches) for a key security applications where all signatures that match this packet need to be found accounting applications where counters have to be updated for all matching entries
28 Earlier Approaches Entry Invalidation scheme: maintain state of multimatch using an additional bit in TCAM called valid bit Search key xx001100x10 1 valid bit TCAM array 00100x1x001110x0x 01110xxx001100xxx x xx x 0x match x valid bit
29 Earlier Approaches Entry Invalidation scheme: maintain state of multimatch using an additional bit in TCAM called valid bit Disadvantage: ill-suited for multi-threaded environments
30 Earlier Approaches Geometric intersection scheme: construct geometric intersection (crossproducts) of the fields and place in TCAM pre-processing step is expensive search is fast Disadvantage: does not scale well in capacity for router dataset: expansion of
31 Multimatch Using Discriminators (MUD) Observation: after index j is matched, the ACL has to be searched for all indices >j Basic idea: store a discriminator field with each row that encodes the index of the row to search rows with index >j, the search key is expanded to prefixes that correspond to >j multiple searches are then issued
32 MUD: Example TCAM array Search key xx00 xxxx rule 0 rule 1 rule match discriminator discriminator field
33 MUD: Example TCAM array Search key xx00 001x 01xx 1xxx rule 0 rule 1 rule match discriminator discriminator field
34 Metric Entry Invalidation Geometric Intersection-based MUD Multi-threading support Worst-case TCAM entries for N rules Cycles for k multi-matches No Yes Yes N 7k O(N F ) Update cost O(N F ) O(N) O(N) k N 1 + d + (d-1)(k-2) with DIRPE: 1 + d(k-1) r Extra bits 0 0 without DIRPE: d with DIRPE: log 2 (d/r) + (d-r) + (2 r -1) Overhead on the packet processor Small state machine logic; can be implemented using a few hundred gates or a few microcode instructions None Small state machine logic; can be implemented using a few hundred gates or a few microcode instructions
35 MUD: Summary No per-search state in TCAM suitable for multi-threaded environments Incremental updates fast Scales well to large databases Additional bits needed Extra search cycles Can still support Gbps speeds
36 Conclusion Range expansion problem: DIRPE, a database independent range encoding scales to large number of ranges good incremental update properties Multimatch classification problem: MUD suitable for multithreaded environments scales to large databases No change to TCAM hardware and simple easy to deploy
ECE 578 Term Paper Network Security through IP packet Filtering
ECE 578 Term Paper Network Security through IP packet Filtering Cheedu Venugopal Reddy Dept of Electrical Eng and Comp science Oregon State University Bin Cao Dept of electrical Eng and Comp science Oregon
Scalable Prefix Matching for Internet Packet Forwarding
Scalable Prefix Matching for Internet Packet Forwarding Marcel Waldvogel Computer Engineering and Networks Laboratory Institut für Technische Informatik und Kommunikationsnetze Background Internet growth
DRAFT 18-09-2003. 2.1 Gigabit network intrusion detection systems
An Intrusion Detection System for Gigabit Networks (Working paper: describing ongoing work) Gerald Tripp Computing Laboratory, University of Kent. CT2 7NF. UK e-mail: [email protected] This draft
CHAPTER 5 FINITE STATE MACHINE FOR LOOKUP ENGINE
CHAPTER 5 71 FINITE STATE MACHINE FOR LOOKUP ENGINE 5.1 INTRODUCTION Finite State Machines (FSMs) are important components of digital systems. Therefore, techniques for area efficiency and fast implementation
Principle and Implementation of. Protocol Oblivious Forwarding
Principle and Implementation of Protocol Oblivious Forwarding PUBLICATION DATE DECEMBER 27, 2012 Contents Principle and Implementation of... 1 Protocol Oblivious Forwarding... 1 AUTHORS... 错 误! 未 定 义 书
Open Flow Controller and Switch Datasheet
Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development
A Fast Pattern-Matching Algorithm for Network Intrusion Detection System
A Fast Pattern-Matching Algorithm for Network Intrusion Detection System Jung-Sik Sung 1, Seok-Min Kang 2, Taeck-Geun Kwon 2 1 ETRI, 161 Gajeong-dong, Yuseong-gu, Daejeon, 305-700, Korea [email protected]
IP Address Structure
Motivation A virtual network operates like a physical network and needs an addressing scheme, a packet format, and delivery techniques. An addressing scheme is critical and must appear to be a single uniform
Using Fuzzy Logic Control to Provide Intelligent Traffic Management Service for High-Speed Networks ABSTRACT:
Using Fuzzy Logic Control to Provide Intelligent Traffic Management Service for High-Speed Networks ABSTRACT: In view of the fast-growing Internet traffic, this paper propose a distributed traffic management
FINAL ASSESSMENT/EXAMINATION JULY 2015 PLEASE READ ALL INSTRUCTIONS CAREFULLY BEFORE YOU BEGIN THIS EXAMINATION
THE UNIVERSITY OF TRINIDAD & TOBAGO FINAL ASSESSMENT/EXAMINATION JULY 2015 Course Code and Title: CNET 2001 Network Architecture Programme: B.A.Sc. ICT Computer Engineering Date: Tuesday July 28, 2015
EMIST Network Traffic Digesting (NTD) Tool Manual (Version I)
EMIST Network Traffic Digesting (NTD) Tool Manual (Version I) J. Wang, D.J. Miller and G. Kesidis CSE & EE Depts, Penn State EMIST NTD Tool Manual (Version I) Page 1 of 7 Table of Contents 1. Overview...
Transport Layer Protocols
Transport Layer Protocols Version. Transport layer performs two main tasks for the application layer by using the network layer. It provides end to end communication between two applications, and implements
How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet
How Router Technology Shapes Inter-Cloud Computing Service Architecture for The Future Internet Professor Jiann-Liang Chen Friday, September 23, 2011 Wireless Networks and Evolutional Communications Laboratory
Flow Monitoring With Cisco Routers
CSAMP: A System for Network- Wide Flow Monitoring Vyas Sekar,Michael K. Reiter, Walter Willinger, Hui Zhang,Ramana Rao Kompella, David G. Andersen Presentation by Beletsioti Georgia Flow measurements today
Wireshark Developer and User Conference
Wireshark Developer and User Conference Using NetFlow to Analyze Your Network June 15 th, 2011 Christopher J. White Manager Applica6ons and Analy6cs, Cascade Riverbed Technology [email protected] SHARKFEST
Software Defined Networking
Software Defined Networking Richard T. B. Ma School of Computing National University of Singapore Material from: Scott Shenker (UC Berkeley), Nick McKeown (Stanford), Jennifer Rexford (Princeton) CS 4226:
Symantec Event Collector for Cisco NetFlow version 3.7 Quick Reference
Symantec Event Collector for Cisco NetFlow version 3.7 Quick Reference Symantec Event Collector for Cisco NetFlow Quick Reference The software described in this book is furnished under a license agreement
Network Traffic Monitoring an architecture using associative processing.
Network Traffic Monitoring an architecture using associative processing. Gerald Tripp Technical Report: 7-99 Computing Laboratory, University of Kent 1 st September 1999 Abstract This paper investigates
Data Streaming Algorithms for Estimating Entropy of Network Traffic
Data Streaming Algorithms for Estimating Entropy of Network Traffic Ashwin Lall University of Rochester Mitsunori Ogihara University of Rochester Vyas Sekar Carnegie Mellon University Jun (Jim) Xu Georgia
Application Note. Stateful Firewall, IPS or IDS Load- Balancing
Application Note Stateful Firewall, IPS or IDS Load- Balancing Document version: v1.0 Last update: 8th November 2013 Purpose Improve scallability of the security layer Limitations when Load-Balancing firewalls
Compiling PCRE to FPGA for Accelerating SNORT IDS
Compiling PCRE to FPGA for Accelerating SNORT IDS Abhishek Mitra Walid Najjar Laxmi N Bhuyan QuickTime and a QuickTime and a decompressor decompressor are needed to see this picture. are needed to see
Enhancing High-Speed Telecommunications Networks with FEC
White Paper Enhancing High-Speed Telecommunications Networks with FEC As the demand for high-bandwidth telecommunications channels increases, service providers and equipment manufacturers must deliver
RAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
Memory Basics. SRAM/DRAM Basics
Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for
Programmable Networking with Open vswitch
Programmable Networking with Open vswitch Jesse Gross LinuxCon September, 2013 2009 VMware Inc. All rights reserved Background: The Evolution of Data Centers Virtualization has created data center workloads
Stateful Inspection Firewall Session Table Processing
International Journal of Information Technology, Vol. 11 No. 2 Xin Li, ZhenZhou Ji, and MingZeng Hu School of Computer Science and Technology Harbin Institute of Technology 92 West Da Zhi St. Harbin, China
(Refer Slide Time: 02:17)
Internet Technology Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture No #06 IP Subnetting and Addressing (Not audible: (00:46)) Now,
Large-Scale TCP Packet Flow Analysis for Common Protocols Using Apache Hadoop
Large-Scale TCP Packet Flow Analysis for Common Protocols Using Apache Hadoop R. David Idol Department of Computer Science University of North Carolina at Chapel Hill [email protected] http://www.cs.unc.edu/~mxrider
UNITE: Uniform hardware-based Network Intrusion detection Engine
UNITE: Uniform hardware-based Network Intrusion detection Engine S. Yusuf and W. Luk and M. K. N. Szeto and W. Osborne Department of Computing, Imperial College London, 180 Queen s Gate, London SW7 2BZ
Module 5. Broadcast Communication Networks. Version 2 CSE IIT, Kharagpur
Module 5 Broadcast Communication Networks Lesson 1 Network Topology Specific Instructional Objectives At the end of this lesson, the students will be able to: Specify what is meant by network topology
MIDeA: A Multi-Parallel Intrusion Detection Architecture
MIDeA: A Multi-Parallel Intrusion Detection Architecture Giorgos Vasiliadis, FORTH-ICS, Greece Michalis Polychronakis, Columbia U., USA Sotiris Ioannidis, FORTH-ICS, Greece CCS 2011, 19 October 2011 Network
Software Defined Networks
Software Defined Networks Inspired from the article Software-defined Networking: A Comprehensive Survey by Diego Kreutz, Fernando M. V. Ramos, Paulo Verissimo, Christian Esteve Rothenberg, Siamak Azodolmolky
SDN. WHITE PAPER Intel Ethernet Switch FM6000 Series - Software Defined Networking. Recep Ozdag Intel Corporation
WHITE PAPER Intel Ethernet Switch FM6000 Series - Software Defined Networking Intel Ethernet Switch FM6000 Series - Software Defined Networking Recep Ozdag Intel Corporation Software Defined Networking
Memory Allocation. Static Allocation. Dynamic Allocation. Memory Management. Dynamic Allocation. Dynamic Storage Allocation
Dynamic Storage Allocation CS 44 Operating Systems Fall 5 Presented By Vibha Prasad Memory Allocation Static Allocation (fixed in size) Sometimes we create data structures that are fixed and don t need
Network Measurement. Why Measure the Network? Types of Measurement. Traffic Measurement. Packet Monitoring. Monitoring a LAN Link. ScienLfic discovery
Why Measure the Network? Network Measurement Jennifer Rexford COS 461: Computer Networks Lectures: MW 10-10:50am in Architecture N101 ScienLfic discovery Characterizing traffic, topology, performance Understanding
Authenticated encryption
Authenticated encryption Dr. Enigma Department of Electrical Engineering & Computer Science University of Central Florida [email protected] October 16th, 2013 Active attacks on CPA-secure encryption
Lecture 8. IP Fundamentals
Lecture 8. Internet Network Layer: IP Fundamentals Outline Layer 3 functionalities Internet Protocol (IP) characteristics IP packet (first look) IP addresses Routing tables: how to use ARP Layer 3 functionalities
How to Build a Massively Scalable Next-Generation Firewall
How to Build a Massively Scalable Next-Generation Firewall Seven measures of scalability, and how to use them to evaluate NGFWs Scalable is not just big or fast. When it comes to advanced technologies
CPU Organisation and Operation
CPU Organisation and Operation The Fetch-Execute Cycle The operation of the CPU 1 is usually described in terms of the Fetch-Execute cycle. 2 Fetch-Execute Cycle Fetch the Instruction Increment the Program
An Algorithm for Performing Routing Lookups in Hardware
31 CHAPTER 2 An Algorithm for Performing Routing Lookups in Hardware 1 Introduction This chapter describes a longest prefix matching algorithm to perform fast IPv4 route lookups in hardware. The chapter
CCNA Tutorial Series SUBNETTING
CCNA Tutorial Series This document contains the Course Map For The Interactive flash tutorial at: http://www.semsim.com/ccna/tutorial/subnetting/subnetting.html HOME PAGE Course Objectives Pre-test By
IP address lookup for Internet routers using cache routing table
ISSN (Print): 1694 0814 35 IP address lookup for Internet routers using cache routing table Houassi Hichem 1 and Bilami Azeddine 2 1 Department of Computer Science, University Center of Khenchela, Algeria
Configurable String Matching Hardware for Speeding up Intrusion Detection. Monther Aldwairi*, Thomas Conte, Paul Franzon
Configurable String Matching Hardware for Speeding up Intrusion Detection Monther Aldwairi*, Thomas Conte, Paul Franzon Department of Electrical and Computer Engineering, North Carolina State University,
Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
Hardware Performance Optimization and Tuning. Presenter: Tom Arakelian Assistant: Guy Ingalls
Hardware Performance Optimization and Tuning Presenter: Tom Arakelian Assistant: Guy Ingalls Agenda Server Performance Server Reliability Why we need Performance Monitoring How to optimize server performance
SDN and Streamlining the Plumbing. Nick McKeown Stanford University
SDN and Streamlining the Plumbing Nick McKeown Stanford University What is SDN? (when we clear away all the hype) A network in which the control plane is physically separate from the forwarding plane.
Index Terms Domain name, Firewall, Packet, Phishing, URL.
BDD for Implementation of Packet Filter Firewall and Detecting Phishing Websites Naresh Shende Vidyalankar Institute of Technology Prof. S. K. Shinde Lokmanya Tilak College of Engineering Abstract Packet
CS268 Exam Solutions. 1) End-to-End (20 pts)
CS268 Exam Solutions General comments: ) If you would like a re-grade, submit in email a complete explanation of why your solution should be re-graded. Quote parts of your solution if necessary. In person
Firewall Compressor: An Algorithm for Minimizing Firewall Policies
Firewall Compressor: An Algorithm for Minimizing Firewall Policies Alex Liu, Eric Torng, Chad Meiners Department of Computer Science Michigan State University {alexliu,torng,meinersc}@cse.msu.edu Introduction
Hardware and Software
Hardware and Software 1 Hardware and Software: A complete design Hardware and software support each other Sometimes it is necessary to shift functions from software to hardware or the other way around
18-731 Midterm. Name: Andrew user id:
18-731 Midterm 6 March 2008 Name: Andrew user id: Scores: Problem 0 (10 points): Problem 1 (10 points): Problem 2 (15 points): Problem 3 (10 points): Problem 4 (20 points): Problem 5 (10 points): Problem
NetFlow & BGP multi-path: quo vadis?
NetFlow & BGP multi-path: quo vadis? Paolo Lucente Elisa Jasinska NANOG61, Bellevue Agenda About Netflix About pmacct Brief digression on BGP ADD-PATHS Putting all
A low-cost, connection aware, load-balancing solution for distributing Gigabit Ethernet traffic between two intrusion detection systems
Iowa State University Digital Repository @ Iowa State University Graduate Theses and Dissertations Graduate College 2010 A low-cost, connection aware, load-balancing solution for distributing Gigabit Ethernet
Limitations of Packet Measurement
Limitations of Packet Measurement Collect and process less information: Only collect packet headers, not payload Ignore single packets (aggregate) Ignore some packets (sampling) Make collection and processing
AsicBoost A Speedup for Bitcoin Mining
AsicBoost A Speedup for Bitcoin Mining Dr. Timo Hanke March 31, 2016 (rev. 5) Abstract. AsicBoost is a method to speed up Bitcoin mining by a factor of approximately 20%. The performance gain is achieved
Chapter 07: Instruction Level Parallelism VLIW, Vector, Array and Multithreaded Processors. Lesson 05: Array Processors
Chapter 07: Instruction Level Parallelism VLIW, Vector, Array and Multithreaded Processors Lesson 05: Array Processors Objective To learn how the array processes in multiple pipelines 2 Array Processor
Architecture of distributed network processors: specifics of application in information security systems
Architecture of distributed network processors: specifics of application in information security systems V.Zaborovsky, Politechnical University, Sait-Petersburg, Russia [email protected] 1. Introduction Modern
The Lagopus SDN Software Switch. 3.1 SDN and OpenFlow. 3. Cloud Computing Technology
3. The Lagopus SDN Software Switch Here we explain the capabilities of the new Lagopus software switch in detail, starting with the basics of SDN and OpenFlow. 3.1 SDN and OpenFlow Those engaged in network-related
We Are HERE! Subne\ng
TELE 302 Network Design Lecture 21 Addressing Strategies Source: McCabe 12.1 ~ 12.4 Jeremiah Deng TELE Programme, University of Otago, 2013 We Are HERE! Requirements analysis Flow Analysis Logical Design
Symantec Endpoint Protection 11.0 Architecture, Sizing, and Performance Recommendations
Symantec Endpoint Protection 11.0 Architecture, Sizing, and Performance Recommendations Technical Product Management Team Endpoint Security Copyright 2007 All Rights Reserved Revision 6 Introduction This
Network Layer: Network Layer and IP Protocol
1 Network Layer: Network Layer and IP Protocol Required reading: Garcia 7.3.3, 8.1, 8.2.1 CSE 3213, Winter 2010 Instructor: N. Vlajic 2 1. Introduction 2. Router Architecture 3. Network Layer Protocols
Fast Analytics on Big Data with H20
Fast Analytics on Big Data with H20 0xdata.com, h2o.ai Tomas Nykodym, Petr Maj Team About H2O and 0xdata H2O is a platform for distributed in memory predictive analytics and machine learning Pure Java,
How to Make the Client IP Address Available to the Back-end Server
How to Make the Client IP Address Available to the Back-end Server For Layer 4 - UDP and Layer 4 - TCP services, the actual client IP address is passed to the server in the TCP header. No further configuration
Scalable Data Analysis in R. Lee E. Edlefsen Chief Scientist UserR! 2011
Scalable Data Analysis in R Lee E. Edlefsen Chief Scientist UserR! 2011 1 Introduction Our ability to collect and store data has rapidly been outpacing our ability to analyze it We need scalable data analysis
Cisco CCNP 642 845 Optimizing Converged Cisco Networks (ONT)
Cisco CCNP 642 845 Optimizing Converged Cisco Networks (ONT) Course Number: 642 845 Length: 5 Day(s) Certification Exam This course will help you prepare for the following exam: Cisco CCNP Exam 642 845:
A Comparison of Ruleset Feature Independent Packet Classification Engines on FPGA
A Comparison of Ruleset Feature Independent Packet Classification Engines on FPGA Andrea Sanny, Thilan Ganegedara, Viktor K. Prasanna Ming Hsieh Dept. of Electrical Engineering University of Southern California
System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1
System Interconnect Architectures CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures Direct networks for static connections Indirect
EFFICIENT DATA STRUCTURES FOR LOCAL INCONSISTENCY DETECTION IN FIREWALL ACL UPDATES
EFFICIENT DATA STRUCTURES FOR LOCAL INCONSISTENCY DETECTION IN FIREWALL ACL UPDATES S. Pozo, R. M. Gasca, F. de la Rosa T. Department of Computer Languages and Systems,Computer Engineering College, University
Subnetting Study Guide
Subnetting Study Guide by Boson Software, LLC An octet is a binary number of 8 bits, with the lowest possible number being 00000000 and the highest possible number being 11111111, or 28. The binary number
Bricata Next Generation Intrusion Prevention System A New, Evolved Breed of Threat Mitigation
Bricata Next Generation Intrusion Prevention System A New, Evolved Breed of Threat Mitigation Iain Davison Chief Technology Officer Bricata, LLC WWW.BRICATA.COM The Need for Multi-Threaded, Multi-Core
Securing EtherNet/IP Using DPI Firewall Technology
Securing EtherNet/IP Using DPI Firewall Technology www.odva.org Technical Track About Us Erik Schweigert Leads device firmware development at Tofino Security BSc in Computer Science from VIU Michael Thomas
NetFlow & BGP multi-path: quo vadis?
NetFlow & BGP multi-path: quo vadis? Paolo Lucente Elisa Jasinska Netnod, Stockholm Agenda About Netflix About pmacct Brief digression on BGP ADD-PATHS Putting all
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware
Exploiting Stateful Inspection of Network Security in Reconfigurable Hardware Shaomeng Li, Jim Tørresen, Oddvar Søråsen Department of Informatics University of Oslo N-0316 Oslo, Norway {shaomenl, jimtoer,
Outline. The Problem BGP/Routing Information. Netflow/Traffic Information. Conclusions
Outline The Problem BGP/Routing Information BGP-Inspect Information Extraction from BGP Update messages VAST Internet AS topology Visualization Netflow/Traffic Information Flamingo Internet Traffic Exploration
Interconnection Networks. Interconnection Networks. Interconnection networks are used everywhere!
Interconnection Networks Interconnection Networks Interconnection networks are used everywhere! Supercomputers connecting the processors Routers connecting the ports can consider a router as a parallel
QUEUES. Primitive Queue operations. enqueue (q, x): inserts item x at the rear of the queue q
QUEUES A queue is simply a waiting line that grows by adding elements to its end and shrinks by removing elements from the. Compared to stack, it reflects the more commonly used maxim in real-world, namely,
HARDWARE ACCELERATION IN FINANCIAL MARKETS. A step change in speed
HARDWARE ACCELERATION IN FINANCIAL MARKETS A step change in speed NAME OF REPORT SECTION 3 HARDWARE ACCELERATION IN FINANCIAL MARKETS A step change in speed Faster is more profitable in the front office
Muse Server Sizing. 18 June 2012. Document Version 0.0.1.9 Muse 2.7.0.0
Muse Server Sizing 18 June 2012 Document Version 0.0.1.9 Muse 2.7.0.0 Notice No part of this publication may be reproduced stored in a retrieval system, or transmitted, in any form or by any means, without
TCP/IP Cheat Sheet. A Free Study Guide by Boson Software, LLC
boson_logo_tcpip.pdf 9/23/2010 11:28:19 AM TCP/IP Cheat Sheet A Free Study Guide by Boson Software, LLC Table 1 Address Class Summary Class s Hosts per Range of Network IDs (First Octet) Class A 126 16,777,214
The Load Balancing System Design of Service Based on IXP2400 Yi Shijun 1, a, Jing Xiaoping 1,b
Advanced Engineering Forum Vol. 1 (2011) pp 42-46 Online: 2011-09-09 (2011) Trans Tech Publications, Switzerland doi:10.4028/www.scientific.net/aef.1.42 The Load Balancing System Design of Service Based
How do I get to www.randomsite.com?
Networking Primer* *caveat: this is just a brief and incomplete introduction to networking to help students without a networking background learn Network Security. How do I get to www.randomsite.com? Local
OPERATING SYSTEM - VIRTUAL MEMORY
OPERATING SYSTEM - VIRTUAL MEMORY http://www.tutorialspoint.com/operating_system/os_virtual_memory.htm Copyright tutorialspoint.com A computer can address more memory than the amount physically installed
Scalable High-Speed Prefix Matching
Scalable High-Speed Prefix Matching MARCEL WALDVOGEL IBM Zurich Research Laboratory GEORGE VARGHESE University of California, San Diego JON TURNER Washington University in St. Louis and BERNHARD PLATTNER
Cisco Networking Academy CCNP Multilayer Switching
CCNP 3 v5 - Chapter 4 Cisco Networking Academy CCNP Multilayer Switching Implementing Inter-VLAN Routing VLANs VLANs are associated with individual networks or subnetworks Network devices in different
Network Based Intrusion Detection Using Honey pot Deception
Network Based Intrusion Detection Using Honey pot Deception Dr.K.V.Kulhalli, S.R.Khot Department of Electronics and Communication Engineering D.Y.Patil College of Engg.& technology, Kolhapur,Maharashtra,India.
Network Intrusion Simulation Using OPNET
Network Intrusion Simulation Using OPNET Shabana Razak, Mian Zhou, Sheau-Dong Lang* School of Electrical Engineering & Computer Science and National Center for Forensic Science* University of Central Florida,
Plaxton routing. Systems. (Pastry, Tapestry and Kademlia) Pastry: Routing Basics. Pastry: Topology. Pastry: Routing Basics /3
Uni Innsbruck Informatik Uni Innsbruck Informatik Peerto topeer Systems DHT examples, part (Pastry, Tapestry and Kademlia) Michael Welzl [email protected] DPS NSG Team http://dps.uibk.ac.at dps.uibk.ac.at/nsg
