Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages



Similar documents
SKY LF: 0.5 to 6.0 GHz SPDT Switch, 50 Ω Terminated

APN1001: Circuit Models for Plastic Packaged Microwave Diodes

SKY LF: GHz Two-Way, 0 Degrees Power Divider

CLA LF: Surface Mount Limiter Diode

Output Filter Design for EMI Rejection of the AAT5101 Class D Audio Amplifier

SKYA21012: 20 MHz to 6.0 GHz GaAs SPDT Switch

SMS : Surface Mount, 0201 Zero Bias Silicon Schottky Detector Diode

SC Series: MIS Chip Capacitors

SKY LF: 20 MHz-3.0 GHz High Power SP4T Switch With Decoder

Assembly of LPCC Packages AN-0001

DATA SHEET SE2425U : 2.4 GHz Bluetooth Power Amplifier IC. Applications. Product Description. Features. Ordering Information

Silicon Schottky Barrier Diode Bondable Chips and Beam Leads

Evaluation Board for the AAT1275 Boost Converter with USB Power Switch

VCC1,2. H/L Lin. Bias, Enable, Detector Circuits

CLA Series: Silicon Limiter Diode Bondable Chips

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE

Edition Published by Infineon Technologies AG Munich, Germany 2013 Infineon Technologies AG All Rights Reserved.

How To Fit A 2Mm Exposed Pad To A Dfn Package

Schottky barrier quadruple diode

Customer Service Note Lead Frame Package User Guidelines

10 ma LED driver in SOT457

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

OLF500: High CMR, High-Speed Logic Gate Hermetic Surface Mount Optocoupler

Medium power Schottky barrier single diode

8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

Pulse Proof Thick Film Chip Resistors

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

Handling, soldering & mounting instructions

Flip Chip Package Qualification of RF-IC Packages

Planar PIN diode in a SOD323 very small plastic SMD package.

Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.

VJ 6040 UHF Chip Antenna for Mobile Devices

NPN wideband transistor in a SOT89 plastic package.

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

Mounting instructions for SOT78 (TO-220AB); SOT186A (TO-220F)

Designing with High-Density BGA Packages for Altera Devices

PMEG3005EB; PMEG3005EL

40 V, 200 ma NPN switching transistor

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

45 V, 100 ma NPN general-purpose transistors

Preamplifier Circuit for IR Remote Control

IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC level General description. 1.2 Features. 1.

High Speed Infrared Emitting Diode, 940 nm, GaAlAs, MQW

RoHS-Compliant Through-Hole VI Chip Soldering Recommendations

Mini-ITX Addendum Version 1.1 To the microatx Motherboard Interface Specification Version 1.2. April 2009

Standard Thick Film Chip Resistors

How to avoid Layout and Assembly got chas with advanced packages

The sensor can be operated at any frequency between DC and 1 MHz.

PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages

Bob Willis leadfreesoldering.com

P-Channel 20-V (D-S) MOSFET

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

TN0991 Technical note

Surface Mount Multilayer Ceramic Chip Capacitor Solutions for High Voltage Applications

PMEG2020EH; PMEG2020EJ

PMEG3015EH; PMEG3015EJ

LIN-bus ESD protection diode

Mini-ITX Addendum Version 2.0 To the microatx Motherboard Interface Specification Version 1.2. October 2010

SMD Aluminum Solid Capacitors with Conductive Polymer

Optocoupler, Phototransistor Output, Dual Channel, SOIC-8 Package


Schottky Rectifier, 1.0 A

High Performance Schottky Rectifier, 1 A

APPLICATION NOTE PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

Optocoupler, Phototransistor Output, AC Input

Varactor Diodes. Introduction. Key Electrical Parameters. Reverse Breakdown Voltage and Reverse Leakage Current APPLICATION NOTE

P-Channel 20 V (D-S) MOSFET

DG2731/2732/2733. Low Voltage, 0.4 Ω, Dual SPDT Analog Switch. Vishay Siliconix. RoHS COMPLIANT FEATURES

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

SiGe:C Low Noise High Linearity Amplifier

Silicon PIN Photodiode

PIN IN PASTE APPLICATION NOTE.

65 V, 100 ma PNP/PNP general-purpose transistor

74HC238; 74HCT to-8 line decoder/demultiplexer

45 V, 100 ma NPN/PNP general-purpose transistor

1/2" (12.7 mm) Conductive Plastic and Cermet Potentiometer

Schottky Rectifier, 1.0 A

1 Form A Solid State Relay

High Performance Schottky Rectifier, 3.0 A

Optocoupler, Photodarlington Output, Dual Channel, SOIC-8 Package

74HC154; 74HCT to-16 line decoder/demultiplexer

Measuring of the Temperature Profile during the Reflow Solder Process Application Note

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

High Performance Schottky Rectifier, 1.0 A

PRTR5V0U2F; PRTR5V0U2K

High Speed Infrared Emitting Diode, 870 nm, GaAlAs Double Hetero

50 W Power Resistor, Thick Film Technology, TO-220

Silicon temperature sensors. Other special selections are available on request.

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com

DG2515, DG Ω, 235-MHz Bandwidth, Dual SPDT Analog Switch. Vishay Siliconix. Not for New Design. RoHS COMPLIANT DESCRIPTION FEATURES BENEFITS

APN1009: A Varactor Controlled Phase Shifter for PCS Base Station Applications

High-Speed Inter-Chip (HSIC) USB 2.0 to 10/100 Ethernet

BAS70 series; 1PS7xSB70 series

Transcription:

APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern dimensions for a variety of leaded and leadless packages. These drawings conform with the Surface Mount Design and Land Pattern Standard (IPC-SM-782) as published by the Institute for Interconnecting and Packaging Electronic Circuits (IPC). Table 1 lists the land pattern drawings in this document together with their respective Figure numbers. These drawings are for reference purposes only. Skyworks recommends contacting the company doing the component mounting and soldering for more information related to actual land patterns (additional dimensions, etc.). Surface Mount Guidelines for Leadless Packages Skyworks plastic encapsulated leadless style packages are being offered on a number of products to reduce size and weight, and to improve application performance. These packages are gaining acceptance in the industry and are often referred to by such names as Quad Flat No-Lead (QFN), Leadless Plastic Chip Carrier (LPCC), Dual Flat No-Lead (DFN), et. al. All of them conform to JEDEC outline MO-220. As indicated in Figure 1, leadless packages use perimeter lands on the bottom of the package to provide contact with the PCB. These packages also have an exposed paddle on the bottom to provide a stable ground for optimum electrical performance of switches and attenuators, and an efficient heat path for thermal performance of amplifier products. Table 1. PCB Land Pattern Drawings Included in This Application Note Package Type Figure # Package Type Figure # LGA 4 SOD-323 20 LGA-8, LGA-315 (4.9 x 3.2 mm) 5 SOIC (8-Lead) 21 LPCC-307 (16-Lead, 4 x 4 mm, Surface Mount) 6 SOIC (8-Lead, Narrow Body) 22 MSOP-8 7 SOIC (14-Lead, Narrow Body) 23 MSOP-10 8 SOIC (16-Lead, Narrow Body) 24 QFN (12-Lead, 3 x 3 mm) 9 SOIC (16-Lead, Wide Body) 25 QFN (6-Lead) 10 SOIC (28-Lead, Wide Body) 26 QFN (20-Lead, 4 x 4 mm) 11 SOT-5, SOT-6 27 QFN (20-Lead, 4 x 4 mm, 2.1 mm Paddle) 12 SOT-23 (3-Lead) 28 QFN-306 (16-Lead, 4 x 4 mm) 13 SOT-143 29 QFN-310, QFN-364 (32-Lead, 5 x 5 mm, Surface Mount) 14 SOT-666 30 QFN-349 (8-Lead, 2 x 2 mm) 15 SSOP (8-Lead, 5.3 mm) 31 QFN-350 (16-Lead, 3 x 3 mm) 16 SSOP (16-Lead) 32 SC-70 17 SSOP (20-Lead) 33 SC-70 (6-Lead), SC-88 18 TSSOP (16-Lead, Exposed Pad) 34 SC-79 19 200123K Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice December 13, 2010 1

APPLICATION NOTE LEADED/LEADLESS LAND PATTERN DESIGNS AND DESIGN GUIDELINES FOR LEADLESS PACKAGES Figure 1. Package Cross Section PCB Design Guidelines For a lead/terminal solder pad design, it is recommended to use a Non-Solder Mask Defined (NSMD) approach. However, a small amount of solder mask should remain between the pads to avoid solder bridging between terminals. The PCB land width should match package pad width. The PCB land length should be 0.1 mm greater than the package pad length, with the extra area on the outside of the package (see Figure 7 for example). The ground pad on the PCB should match the size of the exposed paddle of the package and should be Solder Mask Defined (SMD). The solder mask opening should overlap the edges of the PCB ground pad by 0.065 mm on all four sides. The recommended design gap between the PCB ground pad and land pad is 0.15 mm minimum to avoid solder bridging and shorting. When space is available, a gap of 0.25 mm or more is preferred. Plated through via holes in the PCB ground pad should be 0.33 mm in diameter and plugged. If via holes cannot be plugged, it is recommended to cap the vias on the backside of the board using solder mask material. This should allow the vias to be filled with solder during reflow. Solder Mask Design Two types of stencil designs are used for surface mounted packages: 1. SMD: Solder mask openings are smaller than metal pads. 2. NSMD: Solder mask openings larger than metal pads. NSMD is recommended for the perimeter I/O land pad, which allows the solder to wrap around the sides of the metal pads on the board for a reliable solder joint. Since the spacing between the ground pad and the land pads can be small, SMD is recommended for the ground pad to prevent solder bridging. A stainless steel stencil, 0.125 to 0.150 mm (0.005 to 0.006 in) thick, is recommended for solder paste applications. For better paste release, the aperture walls should be trapezoidal and the corners rounded. For the terminal land pads, the stencil opening should be 0.05 mm larger than the PCB land pad (0.025 mm in each direction). For the ground pad area, it is recommended to screen the solder paste in an array of small openings rather than one large opening. The total (cumulative) area of all the openings should be approximately equal to 50 percent of the total ground pad area. This ensures good solder coverage with fewer voids (refer to Figure 2) Solder Paste and Reflow Profile Since leadless packages have a low stand-off height and small terminal pitch, a no-clean, type 3 solder paste and a convection/ir reflow are recommended. Sn63 (63 percent Sn and 37 percent Pb) solder is preferred because it is a eutectic compound with a melting point of 183 C. The reflow temperature in this case would be above 183 C for 30 to 60 seconds, with a peak temperature of 205 to 210 C. A Pb-free alloy may also be used. In the case of Sn/Ag or Sn/Ag/Cu, the melting points would be 221 C and 217 C, respectively. In this case, the profile would be above 221/217 C for 30 to 90 seconds with a peak temperature of 235 to 245 C. The maximum temperature should not exceed 245 C. A typical reflow profile is presented in Figure 3, which could be used as a starting point. The actual profile used depends on the thermal mass of the entire populated board and the solder compound used. 2 December 13, 2010 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200123K

APPLICATION NOTE DESIGN GUIDELINES FOR THE SKY65341, SKY65345, AND SKY65380 FRONT-END MODULES Figure 2. Recommended Stencil Design Figure 3. Typical Solder Reflow Profile 200123K Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice December 13, 2010 3

APPLICATION NOTE LEADED/LEADLESS LAND PATTERN DESIGNS AND DESIGN GUIDELINES FOR LEADLESS PACKAGES Figure 7. Micro Small Outline Package (MSOP-8) Figure 4. Land Grid Array (LGA) Figure 8. MSOP-10 Figure 5. LGA-8, LGA-315 (4.9 x 3.2 mm) Figure 6. LPCC-307 (16-Lead, 4 x 4 mm, Surface Mount) Figure 9. QFN (12-Lead, 3 x 3 mm) 4 December 13, 2010 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200123K

APPLICATION NOTE DESIGN GUIDELINES FOR THE SKY65341, SKY65345, AND SKY65380 FRONT-END MODULES Figure 10. QFN (6-Lead) Figure 12. QFN (20-Lead, 4 x 4 mm, 2.1 mm Paddle) Figure 11. QFN (20-Lead, 4 x 4 mm) Figure 13. QFN-306 (16-Lead, 4 x 4 mm) 200123K Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice December 13, 2010 5

APPLICATION NOTE LEADED/LEADLESS LAND PATTERN DESIGNS AND DESIGN GUIDELINES FOR LEADLESS PACKAGES Figure 14. QFN-310, QFN-364 (32-Lead, 5 x 5 mm, Surface Mount) Figure 17. SC-70 Figure 18. SC-70 (6-Lead), SC-88 Figure 15. QFN-349 (8-Lead, 2 x 2 mm) Figure 19. SC-79 Figure 16. QFN-350 (16-Lead, 3 x 3 mm) 6 December 13, 2010 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200123K

APPLICATION NOTE DESIGN GUIDELINES FOR THE SKY65341, SKY65345, AND SKY65380 FRONT-END MODULES Figure 23. Small Outline Diode (SOD-323) Figure 23. SOIC (14-Lead, Narrow Body) Figure 21. Small Outline Integrated Circuit (SOIC) (8-Lead) Figure 24. SOIC (16-Lead, Narrow Body) Figure 22. SOIC (8-Lead, Narrow Body) Figure 25. SOIC (16-Lead, Wide Body) 200123K Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice December 13, 2010 7

APPLICATION NOTE LEADED/LEADLESS LAND PATTERN DESIGNS AND DESIGN GUIDELINES FOR LEADLESS PACKAGES Figure 26. SOIC (28-Lead, Wide Body) Figure 29. SOT-143 Figure 27. Small Outline Transistor (SOT-5, SOT-6) Figure 30. SOT-666 Figure 31. Small Shrink Outline Package (SSOP) (8-Lead, 5.3 mm) Figure 28. SOT-23 (3-Lead) 8 December 13, 2010 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200123K

APPLICATION NOTE DESIGN GUIDELINES FOR THE SKY65341, SKY65345, AND SKY65380 FRONT-END MODULES Figure 32. SSOP (16-Lead) Figure 34. Think Shrink Small Outline Package (TSSOP) (16-Lead, Exposed Pad) Figure 33. SSOP (20-Lead) 200123K Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice December 13, 2010 9

APPLICATION NOTE LEADED/LEADLESS LAND PATTERN DESIGNS AND DESIGN GUIDELINES FOR LEADLESS PACKAGES Copyright 2010 Skyworks Solutions, Inc. All Rights Reserved. Information in this document is provided in connection with Skyworks Solutions, Inc. ( Skyworks ) products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes. No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks Terms and Conditions of Sale. THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED AS IS WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale. Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of stated published specifications or parameters. Skyworks, the Skyworks symbol, and Breakthrough Simplicity are trademarks or registered trademarks of Skyworks Solutions, Inc., in the United States and other countries. Third-party brands and names are for identification purposes only, and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference. 10 December 13, 2010 Skyworks Proprietary Information Products and Product Information are Subject to Change Without Notice 200123K