Dual monostable multivibrator

Similar documents
1-of-4 decoder/demultiplexer

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

Quad 2-input NAND Schmitt trigger

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

14-stage ripple-carry binary counter/divider and oscillator

3-to-8 line decoder, demultiplexer with address latches

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

Triple single-pole double-throw analog switch

The 74LVC1G11 provides a single 3-input AND gate.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

8-channel analog multiplexer/demultiplexer

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Low-power configurable multiple function gate

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HC238; 74HCT to-8 line decoder/demultiplexer

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC4040; 74HCT stage binary ripple counter

8-bit binary counter with output register; 3-state

Planar PIN diode in a SOD323 very small plastic SMD package.

74HC165; 74HCT bit parallel-in/serial out shift register

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

NPN wideband transistor in a SOT89 plastic package.

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

10 ma LED driver in SOT457

Schottky barrier quadruple diode

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

8-bit synchronous binary down counter

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

The 74LVC1G04 provides one inverting buffer.

SiGe:C Low Noise High Linearity Amplifier

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

Hex buffer with open-drain outputs

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74HC4067; 74HCT channel analog multiplexer/demultiplexer

Low-power D-type flip-flop; positive-edge trigger; 3-state

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

45 V, 100 ma NPN general-purpose transistors

The sensor can be operated at any frequency between DC and 1 MHz.

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

Bus buffer/line driver; 3-state

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

LIN-bus ESD protection diode

40 V, 200 ma NPN switching transistor

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

Medium power Schottky barrier single diode

Femtofarad bidirectional ESD protection diode

74HC4051; 74HCT channel analog multiplexer/demultiplexer

65 V, 100 ma PNP/PNP general-purpose transistor

General purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

CAN bus ESD protection diode

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

45 V, 100 ma NPN/PNP general-purpose transistor

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

NPN wideband silicon RF transistor

High-speed USB 2.0 switch with enable

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858

PMEG3005EB; PMEG3005EL

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

2PD601ARL; 2PD601ASL

PUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

PMEG3015EH; PMEG3015EJ

PMEG2020EH; PMEG2020EJ

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

NPN wideband silicon germanium RF transistor

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

SCR, 12 A, 15mA, 500 V, SOT78. Planar passivated SCR (Silicon Controlled Rectifier) in a SOT78 plastic package.

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan Sep 21.

Silicon temperature sensors. Other special selections are available on request.

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

PRTR5V0U2F; PRTR5V0U2K

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

BZT52H series. Single Zener diodes in a SOD123F package

BT E. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data. 4Q Triac 30 August 2013 Product data sheet

BC807; BC807W; BC327

BAS70 series; 1PS7xSB70 series

BC846/BC546 series. 65 V, 100 ma NPN general-purpose transistors. NPN general-purpose transistors in Surface Mounted Device (SMD) plastic packages.

Transcription:

Rev. 9 30 May 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual retriggerable-resetable monostable multivibrator. Each multivibrator has an active LOW input (na), and active HIGH input (nb), an active LOW clear direct input (ncd), an output (nq) and its complement (nq), and two external timing component connecting pins (ncext, always connected to ground, and nrext/cext). An external timing capacitor (C EXT ) must be connected between ncext and nrext/cext and an external resistor (R EXT ) must be connected between nrext/cext and V DD. The output pulse duration is determined by the external timing components C EXT and R EXT. A HIGH-to-LOW transition on na when nb is LOW or a LOW-to-HIGH transition on nb when na is HIGH produces a positive pulse (LOW-HIGH-LOW) on nq and a negative pulse (HIGH-LOW-HIGH) on nq if the ncd is HIGH. A LOW on ncd forces nq LOW, nq HIGH and inhibits any further pulses until ncd is HIGH. It operates over a recommended V DD power supply range of 3 V to 15 V referenced to V SS (usually ground). Unused inputs must be connected to V DD, V SS, or another input. Fully static operation 5 V, 10 V, and 15 V parametric ratings Standardized symmetrical output characteristics Specified from 40 C to +85 C Complies with JEDEC standard JESD 13-B Table 1. Ordering information All types operate from 40 C to +85 C. Type number Package Name Description Version T SO16 plastic small outline package; 16 leads; body width 3.9 mm SOT109-1

4. Functional diagram Fig 1. Functional diagram Fig 2. Logic diagram for one monostable multivibrator All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 2 of 16

5. Pinning information 5.1 Pinning Fig 3. Pin configuration 5.2 Pin description Table 2. Pin description Symbol Pin Description 1CEXT, 2CEXT 1, 15 external capacitor connection (always connected to ground) 1REXT/CEXT, 2REXT/CEXT 2, 14 external capacitor/resistor connection 1CD, 2CD 3, 13 clear direct input (active LOW) 1B, 2B 4, 12 input (LOW-to-HIGH triggered) 1A, 2A 5, 11 input (HIGH-to-LOW triggered) 1Q, 2Q 6, 10 output 1Q, 2Q 7, 9 complementary output (active LOW) V SS 8 ground supply voltage V DD 16 supply voltage All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 3 of 16

6. Functional description Table 3. Function table [1] Inputs Outputs A B CD Q Q L H H H X X L L H [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; = positive-going transition; = negative-going transition; = one HIGH level output pulse, with the pule width determined by C EXT and R EXT ; = one LOW level output pulse, with the pulse width determined by C EXT and R EXT. 7. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to V SS = 0 V (ground). Symbol Parameter Conditions Min Max Unit V DD supply voltage 0.5 +18 V I IK input clamping current V I < 0.5 V or V I > V DD + 0.5 V - 10 ma V I input voltage 0.5 V DD + 0.5 V I OK output clamping current V I < 0.5 V or V I > V DD + 0.5 V - 10 ma I I/O input/output current - 10 ma I DD supply current - 50 ma T stg storage temperature 65 +150 C T amb ambient temperature 40 +85 C P tot total power dissipation T amb = 40 C to +85 C SO16 package [1] - 500 mw P power dissipation per output - 100 mw [1] For SO16 package: P tot derates linearly with 8 mw/k above 70 C. All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 4 of 16

8. Recommended operating conditions Table 5. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V DD supply voltage 3-15 V V I input voltage 0 - V DD V T amb ambient temperature in free air 40 - +85 C t/v input transition rise and fall rate V DD = 5 V - - 3.75 s/v V DD = 10 V - - 0.5 s/v V DD = 15 V - - 0.08 s/v 9. Static characteristics Table 6. Static characteristics V SS = 0 V; V I =V SS or V DD ; unless otherwise specified. Symbol Parameter Conditions V DD T amb = 40 C T amb = +25 C T amb = +85 C Unit Min Max Min Max Min Max V IH HIGH-level I O < 1 A 5 V 3.5-3.5-3.5 - V input voltage 10 V 7.0-7.0-7.0 - V 15 V 11.0-11.0-11.0 - V V IL LOW-level I O < 1 A 5 V - 1.5-1.5-1.5 V input voltage 10 V - 3.0-3.0-3.0 V 15 V - 4.0-4.0-4.0 V V OH HIGH-level output voltage I O < 1 A 5 V 4.95-4.95-4.95 - V 10 V 9.95-9.95-9.95 - V 15 V 14.95-14.95-14.95 - V V OL LOW-level output voltage I O < 1 A 5 V - 0.05-0.05-0.05 V 10 V - 0.05-0.05-0.05 V 15 V - 0.05-0.05-0.05 V I OH HIGH-level output current V O = 2.5 V 5 V - 1.7-1.4-1.1 ma V O = 4.6 V 5 V - 0.52-0.44-0.36 ma V O = 9.5 V 10 V - 1.3-1.1-0.9 ma V O = 13.5 V 15 V - 3.6-3.0-2.4 ma I OL LOW-level output current V O = 0.4 V 5 V 0.52-0.44-0.36 - ma V O = 0.5 V 10 V 1.3-1.1-0.9 - ma V O = 1.5 V 15 V 3.6-3.0-2.4 - ma I I input leakage current 15 V - 0.3-0.3-1.0 A I DD supply current all valid input 5 V - 20-20 - 150 A combinations; 10 V - 40-40 - 300 A I O =0A 15 V - 80-80 - 600 A C I input capacitance - - - - 7.5 - - pf All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 5 of 16

10. Dynamic characteristics Table 7. Dynamic characteristics V SS = 0 V; T amb = 25 C; for waveforms see Figure 6; for test circuit see Figure 7; unless otherwise specified. Symbol Parameter Conditions V DD Extrapolation formula [1] Min Typ Max Unit t PHL HIGH to LOW na or nb to nq; 5 V 113 ns + (0.55 ns/pf)c L - 140 280 ns propagation delay see Figure 5 10 V 39 ns + (0.23 ns/pf)c L - 50 100 ns 15 V 27 ns + (0.16 ns/pf)c L - 35 70 ns ncd to nq; 5 V 78 ns + (0.55 ns/pf)c L - 105 210 ns see Figure 5 10 V 29 ns + (0.23 ns/pf)c L - 40 85 ns 15 V 22 ns + (0.16 ns/pf)c L - 30 60 ns t PLH LOW to HIGH na or nb to nq; 5 V 128 ns + (0.55 ns/pf)c L - 155 305 ns propagation delay see Figure 5 10 V 49 ns + (0.23 ns/pf)c L - 60 115 ns 15 V 32 ns + (0.16 ns/pf)c L - 40 80 ns ncd to nq; 5 V 93 ns + (0.55 ns/pf)c L - 120 240 ns see Figure 5 10 V 39 ns + (0.23 ns/pf)c L - 50 105 ns 15 V 27 ns + (0.16 ns/pf)c L - 35 70 ns t t transition time nq, nq; 5 V [2] 10 ns + (1.00 ns/pf)c L - 60 120 ns see Figure 5 10 V 9 ns + (0.42 ns/pf)c L - 30 60 ns 15 V 6 ns + (0.28 ns/pf)c L - 20 40 ns t rec recovery time ncd to na or nb; 5 V 0 75 - ns see Figure 6 10 V 0 30 - ns 15 V 0 25 - ns t su set-up time ncd to na or nb; 5 V 0 105 - ns see Figure 6 10 V 0 40 - ns 15 V 0 25 - ns t W pulse width na LOW; 5 V 50 25 - ns minimum width; 10 V 30 15 - ns see Figure 6 15 V 20 10 - ns nb HIGH; 5 V 50 25 - ns minimum width; 10 V 30 15 - ns see Figure 6 15 V 20 10 - ns ncd LOW; 5 V 60 30 - ns minimum width; 10 V 35 15 - ns see Figure 6 15 V 25 10 - ns nq or nq; 5 V [3] - 235 - ns R EXT =5k; 10 V - 155 - ns C EXT =15pF; see Figure 6 15 V - 140 - ns nq or nq; 5 V [4] - 5.45 - s R EXT =10k; 10 V - 4.95 - s C EXT =1nF; see Figure 6 15 V - 4.85 - s All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 6 of 16

Table 7. Dynamic characteristics continued V SS = 0 V; T amb = 25 C; for waveforms see Figure 6; for test circuit see Figure 7; unless otherwise specified. Symbol Parameter Conditions V DD Extrapolation formula [1] Min Typ Max Unit t W pulse width nq output variation 5 V [5] - 3 - % variation over temperature 10 V - 2 - % range 15 V - 2 - % nq output variation 5 V - 2 - % over voltage range 10 V - 1 - % V DD 5% 15 V - 1 - % R EXT external timing see Figure 4 5 V 5-2 M resistor 10 V 5-2 M 15 V 5-2 M C EXT external timing see Figure 4 5 V no limits capacitor 10 V no limits 15 V no limits [1] The typical values of the propagation delay and transition times are calculated from the extrapolation formulas shown (C L in pf). [2] t t is the same as t THL and t TLH. [3] For other R EXT,C EXT combinations and C EXT 0.01 F see Figure 4. [4] For other R EXT,C EXT combinations and C EXT 0.01 F use formula t W =K R EXT C EXT. where: t W = output pulse width (s); R EXT = external timing resistor (); C EXT = external timing capacitor (F); K = 0.42 for V DD =5V; K = 0.32 for V DD =10V; K = 0.30 for V DD =15V. [5] T amb = 40 C to 85 C; t W is referenced to t W at T amb =25C. Table 8. Dynamic power dissipation P D P D can be calculated from the formulas shown. V SS = 0 V; t r = t f 20 ns; T amb = 25 C. Symbol Parameter V DD Typical formula for P D (W) where: P D dynamic power 5 V P D = 4000 f i + (f o C L ) V 2 DD f i = input frequency in MHz; dissipation 10 V P D = 20000 f i + (f o C L ) V 2 DD f o = output frequency in MHz; 15 V P D = 59000 f i + (f o C L ) V 2 DD C L = output load capacitance in pf; V DD = supply voltage in V; (f o C L ) = sum of the outputs. All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 7 of 16

(1) R EXT = 100 k, V DD = 5 V. (2) R EXT = 100 k, V DD = 10 V. (3) R EXT = 100 k, V DD = 15 V. (4) R EXT = 10 k, V DD = 5 V. (5) R EXT = 10 k, V DD = 10 V. (6) R EXT = 10 k, V DD = 15 V. (7) R EXT = 5 k, V DD = 5 V. (8) R EXT = 5 k, V DD = 10 V. (9) R EXT = 5 k, V DD = 15 V. Fig 4. Output pulse width (t W ) as a function of external timing capacitor (C EXT ) All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 8 of 16

11. Waveforms Fig 5. Measurement points are given in Table 9. Logic levels: V OL and V OH are typical output levels that occur with the output load. Waveforms showing propagation delays and transition times Table 9. Measurement points Supply voltage Input Output V DD V M V M 5 V to 15 V 0.5V DD 0.5V DD All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 9 of 16

Fig 6. Measurement points are given in Table 9. Set-up and recovery times are shown as positive values but may be specified as negative values. Logic levels: V OL and V OH are typical output levels that occur with the output load. Waveforms showing minimum na, nb, and nq pulse widths and set-up and recovery times Fig 7. Test data is given in Table 10. Definitions for test circuit: DUT = Device Under Test. C L = load capacitance including jig and probe capacitance. R T = termination resistance should be equal to the output impedance Z o of the pulse generator. Test circuit for measuring switching times Table 10. Test data Supply voltage Input Load V DD V I t r, t f C L 5 V to 15 V V SS or V DD 20 ns 50 pf All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 10 of 16

12. Application information An example of a application is: Non-retriggerable monostable multivibrator Fig 8. a. Rising edge triggered b. Falling edge triggered Non-retriggerable applications All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 11 of 16

13. Package outline Fig 9. Package outline SOT109-1 (SO16) All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 12 of 16

14. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes v.9 20160530 Product data sheet - v.8 Modifications: Figure 2: Logic diagram modified. v.8 20160331 Product data sheet - v.7 Modifications: Type number P (SOT38-4) removed. v.7 20111122 Product data sheet - v.6 Modifications: Section Applications removed Table 6: I OH minimum values changed to maximum v.6 20091127 Product data sheet - v.5 v.5 20090813 Product data sheet - v.4 v.4 20090209 Product data sheet - _CNV v.3 _CNV v.3 19950101 Product specification - _CNV v.2 _CNV v.2 19950101 Product specification - - All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 13 of 16

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 14 of 16

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 15.4 Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP Semiconductors N.V. 2016. All rights reserved. Product data sheet Rev. 9 30 May 2016 15 of 16

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Functional diagram...................... 2 5 Pinning information...................... 3 5.1 Pinning............................... 3 5.2 Pin description......................... 3 6 Functional description................... 4 7 Limiting values.......................... 4 8 Recommended operating conditions........ 5 9 Static characteristics..................... 5 10 Dynamic characteristics.................. 6 11 Waveforms............................. 9 12 Application information.................. 11 13 Package outline........................ 12 14 Revision history........................ 13 15 Legal information....................... 14 15.1 Data sheet status...................... 14 15.2 Definitions............................ 14 15.3 Disclaimers........................... 14 15.4 Trademarks........................... 15 16 Contact information..................... 15 17 Contents.............................. 16 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP Semiconductors N.V. 2016. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 30 May 2016 Document identifier: