Video and Image Processing Suite

Similar documents
Using Altera MAX Series as Microcontroller I/O Expanders

MAX II ISP Update with I/O Control & Register Data Retention

FPGAs for High-Performance DSP Applications

White Paper FPGA Performance Benchmarking Methodology

December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:

White Paper Streaming Multichannel Uncompressed Video in the Broadcast Environment

White Paper Using the Intel Flash Memory-Based EPC4, EPC8 & EPC16 Devices

Video and Image Processing Suite User Guide

Enhancing High-Speed Telecommunications Networks with FEC

White Paper Understanding Metastability in FPGAs

Quartus II Software Download and Installation Quick Start Guide

Engineering Change Order (ECO) Support in Programmable Logic Design

Understanding CIC Compensation Filters

PROFINET IRT: Getting Started with The Siemens CPU 315 PLC

Quartus II Software and Device Support Release Notes Version 15.0

ModelSim-Altera Software Simulation User Guide

For Quartus II Software. This Quick Start Guide will show you. how to set up a Quartus. enter timing requirements, and

In-System Programmability

White Paper Utilizing Leveling Techniques in DDR3 SDRAM Memory Interfaces

Video and Image Processing Design Example

USB-Blaster Download Cable User Guide

White Paper Video Surveillance Implementation Using FPGAs

Using Nios II Floating-Point Custom Instructions Tutorial

BitBlaster Serial Download Cable

White Paper Video and Image Processing Design Using FPGAs

Altera Error Message Register Unloader IP Core User Guide

MasterBlaster Serial/USB Communications Cable User Guide

Using the Altera Serial Flash Loader Megafunction with the Quartus II Software

White Paper Military Productivity Factors in Large FPGA Designs

15. Introduction to ALTMEMPHY IP

PSoC Programmer Release Notes

MorphIO: An I/O Reconfiguration Solution for Altera Devices

Using the On-Chip Signal Quality Monitoring Circuitry (EyeQ) Feature in Stratix IV Transceivers

Introducing Green Materials and Bill of Material change for the Cyclone II and MAX II Devices

Fujisoft solves graphics acceleration for the Android platform

Qsys and IP Core Integration

PSoC Programmer Release Notes

White Paper Increase Flexibility in Layer 2 Switches by Integrating Ethernet ASSP Functions Into FPGAs

1. Overview of Nios II Embedded Development

Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs

Applying the Benefits of Network on a Chip Architecture to FPGA System Design

Using Pre-Emphasis and Equalization with Stratix GX

13. Publishing Component Information to Embedded Software

Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow

Intel SSD 520 Series Specification Update

Specification Update. January 2014

Quartus II Handbook Volume 3: Verification

High-Definition Video Reference Design (UDX4)

ReadySHARE Printer. Easy to Set Up: Instructions. 350 East Plumeria Drive San Jose, CA USA

Intel 845G/845GL/845GV Chipset

USB-Blaster II Download Cable User Guide

INSTALLATION GUIDE. AXIS Camera Station

Altera SoC Embedded Design Suite User Guide

Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1

PSoC Creator Component Data Sheet. Calculation accuracy 0.01 C for -200 C to 850 C temperature range

Intel Integrated Native Developer Experience (INDE): IDE Integration for Android*

CP2110-EK CP2110 EVALUATION KIT USER S GUIDE. 1. Kit Contents. 2. Relevant Documentation. 3. Software Setup

MAX 10 Analog to Digital Converter User Guide

Nios II Software Developer s Handbook

Lesson 10: Video-Out Interface

Polycom RSS 4000 / RealPresence Capture Server 1.6 and RealPresence Media Manager 6.6

Polycom RealPresence DMA 7000 System, Virtual Edition

Radius Integration Guide Version 9

Oracle Enterprise Manager

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

Scanning Comparator (ScanComp) Features. General Description. Input/Output Connections. When to Use a Scanning Comparator. clock - Digital Input* 1.

1. Overview of Nios II Embedded Development

ic-mq EVAL MQ1D EVALUATION BOARD DESCRIPTION

Avalon Interface Specifications

Binary Numbering Systems

How To Fix An Lmx9838 Bluetooth Serial Port Module With Bluetooth (Bluetooth 2) From A Bluetooth Bluetooth 4.2 Device With A Bluembee 2.2 Module

Intel Unite. User Guide

Intel Extreme Graphics 2 User s Guide for Version 14.x Driver Releases

Oracle Retail Clearance Optimization Engine. Overview. About Patch Releases. Release Notes Release

RoverPal - A Mobile Payment Application

Installation Guide Supplement

Digitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai Jens Onno Krah

USB 3.0 to HDMI Adapter with 3-Port USB 3.0 Hub USB 3.0 to VGA Adapter with 3-Port USB 3.0 Hub

Configuration via Protocol (CvP) Implementation in Altera FPGAs User Guide

Data Collection Agent for Active Directory

Altera Programming Hardware

Grant Management. System Requirements

Polycom RealPresence DMA 7000 System, Virtual Edition

Software Evaluation Guide for Autodesk 3ds Max 2009* and Enemy Territory: Quake Wars* Render a 3D character while playing a game

IDE Integration for Android* Part of the Intel Integrated Native Developer Experience (Intel INDE) 1.5.7

Installing and Configuring vcenter Multi-Hypervisor Manager

ORACLE USER PRODUCTIVITY KIT USAGE TRACKING ADMINISTRATION & REPORTING RELEASE 3.6 PART NO. E

Internal Memory (RAM and ROM) User Guide

SiI3132 SATARAID5 Quick Installation Guide (Windows version)

Change Manager 5.0 Installation Guide

Guide to Installing BBL Crystal MIND on Windows 7

EMC6D103S. Fan Control Device with High Frequency PWM Support and Hardware Monitoring Features PRODUCT FEATURES ORDER NUMBERS: Data Brief

Nios II Development Kit Version 5.1 SP1 Release Notes

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

AIMS Installation and Licensing Guide

LMS is a simple but powerful algorithm and can be implemented to take advantage of the Lattice FPGA architecture.

White Paper Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs

Release Notes for Version

Transcription:

Video and Image Processing Suite January 2006, Version 6.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite, v6.1. Errata are functional defects or errors, which may cause the Video and Image Processing Suite MegaCore function to deviate from published specifications. Documentation issues include errors, unclear descriptions, or omissions from the current published specifications or product documents. Table 1 shows the issues that affect the Video and Image Processing Suite, v6.1. Table 1. Video and Image Processing Suite, v6.1 Issues Applicability Issue Page All MegaCore functions Suite v1.0 is Not Supported in v6.1 of the Quartus II Software 2 All MegaCore functions 64-bit Linux Operating Systems are Not Supported 2 All MegaCore functions Output Directory Must be Same as Project Directory 3 All MegaCore functions Cannot Interrupt Hardware Generation 3 Alpha Blending Mixer, Gamma Corrector M4K Write Operations May Fail for Cyclone II Devices 4 Gamma Corrector, Deinterlacer Multiple Clock Domains are Not Supported 5 Deinterlacer Deinterlacer Has Restricted Base Address Range 5 Scaler Generation Report for Scaler Omits Memory Initialization File 6 Scaler Visual Artifacts When Scaling in 2D Cubic Interpolation Mode 7 Currently, there are no specific errata for the Color Space Converter, Chroma Resampler, 2D FIR Filter, 2D Median Filter, or Line Buffer Compiler MegaCore functions. f For the most up-to-date errata for this release, refer to the errata sheet on the Altera website: www.altera.com/literature/es/es_vip_61.pdf Altera Corporation 1 ES-VIP001-1.2

Video and Image Processing Suite Video and Image Processing Suite Issues Altera has identified the following issues that affects all MegaCore functions in the Video and Image Processing Suite: Suite v1.0 is Not Supported in v6.1 of the Quartus II Software The Video and Image Processing Suite version 1.0 is not compatible with version 6.1 of the Quartus II software. This issue affects all MegaCore functions in the Video and Image The MegaCore functions in version 1.0 of the Video and Image Processing Suite fail to launch from the MegaWizard Plug-In Manager in version 6.1 of the Quartus II software. This is because the hardware generation engine used by the Video and Image Processing Suite in Quartus II v6.1 has been changed to significantly reduce generation times. In addition, any HDL from version 6.0 Video and Image Processing Suite MegaCore functions which were generated with version 6.0 of the Quartus II software cannot be recompiled using version 6.1 if there are any version 6.1 MegaCore functions used in the design. Install version 6.1 of the Video and Image Processing Suite and upgrade any existing designs to use this new version. Future versions of the MegaCore functions in the Video and Image Processing Suite will be supported by the current and previous primary release of the Quartus II software tools. 64-bit Linux Operating Systems are Not Supported The Video and Image Processing Suite is not supported on 64-bit Linux operating systems. This issue affects all Video and Image Processing Suite MegaCore functions on Linux operating systems. 2 Altera Corporation

Video and Image Processing Suite Issues MegaCore Function generation would give unreliable results. Use a 32-bit Linux or Windows system. 64-bit Linux operating systems will be supported in a future release of the Video and Image Output Directory Must be Same as Project Directory The output directory specified in the MegaWizard interface must be the same as the project directory. This issue affects all MegaCore functions in the Video and Image If the output directory of a MegaWizard interface generated file is different from the project directory, an error is issued the generation fails to complete. Specify the same directory for your output files and the Quartus II project. This issue will be fixed in a future release of the Video and Image Cannot Interrupt Hardware Generation The Cancel button in the MegaCore function Generation window may not immediately take effect because the "Generating hardware..." stage will only respond to an interrupt once it has completed. Altera Corporation 3

Video and Image Processing Suite This issue affects all MegaCore functions in the Video and Image The hardware generation phase must be allowed to complete. This may take several minutes. You can then exit from the generation report window and re-invoke the MegaWizard Plug-In Manager to update the MegaCore function. You must wait until the hardware generation phase has been completed. This issue will be fixed in a future release of the Video and Image MegaCore Function Issues Altera has identified the following issues that affect specific MegaCore functions in the Video and Image Processing Suite: M4K Write Operations May Fail for Cyclone II Devices M4K block write operations may fail for Cyclone II devices with the Alpha Blending Mixer and Gamma Corrector MegaCore functions. This issue affects configurations using Cyclone II devices and the Alpha Blending Mixer or Gamma Corrector MegaCore function. The following error message is issued: Error: M4K memory block WYSIWYG primitive "vhdl_gam:vhdl_gam_inst TTA_X_smem_av:gamma_lut altsy ncram:\ds1:altsyncram_component altsyncram_rvh1:auto_ generated ram_block1a0" utilizes the dual-port dualclock mode. However, this mode is not supported in Cyclone II device family in this version of Quartus II software. Please refer to the Cyclone II FPGA Family Errata Sheet for more information on this feature. 4 Altera Corporation

MegaCore Function Issues If you are targeting any affected revision (Rev a or b of the 2c35 or Rev a of any other Cyclone II part), set the CYCLONEII_SAFE_WRITE variable to RESTRUCTURE. This causes the Quartus II software to fix the problem at a cost in M4Ks and F max. If you are using a newer revision device, set the CYCLONEII_SAFE_WRITE variable to VERIFIED_SAFE which turns off the error message. Refer to the Cyclone II FPGA Family Errata Sheet for more information about this issue. This issue has been fixed for the latest silicon devices but remains an issue if you are using the earlier silicon. Multiple Clock Domains are Not Supported You cannot use multiple clock domains with the Gamma Corrector and Deinterlacer MegaCore functions. This issue affects all configurations of the Gamma Corrector and Deinterlacer MegaCore functions. Although the Gamma Corrector and Deinterlacer have separate ports for their own internal clock and the Avalon clock for the control port, these should be connected to the same clock source or unreliable behavior may result. Run your MegaCore function at the same clock speed as the Avalon system. This issue will be fixed in a future release of the Video and Image Deinterlacer Has Restricted Base Address Range The Deinterlacer MegaCore function only supports base addresses in the range 0 to 0x7fffffff. Altera Corporation 5

Video and Image Processing Suite This issue affects all configurations of the Deinterlacer MegaCore function. The parameterization will not complete if you choose an address higher than the supported range. Use a base address in the range 0 to 0x7fffffff. This issue will be fixed to allow the full range of 32 bit addresses in a future release of the Video and Image Generation Report for Scaler Omits Memory Initialization File The generation report for the Scaler MegaCore function in bicubic mode does not list the memory initialization file (MIF) for the coefficients. This issue affects any configuration of the Scaler MegaCore function that uses bicubic interpolation. If the memory initialization file is not found by the Quartus II software, the coefficients will be treated as 0, causing the Scaler MegaCore function to output black data regardless of input. Ensure that the file <instance name>_scl_coeffs_reg_file_contents.hex is in the same directory as your Quartus II project. This can be checked by looking in the RAM Summary section of the Analysis & Synthesis compilation report. There should be an ALT_MEM component named coeff_reg_file inside the Scaler entity with an associated MIF file named <instance name>_scl_coeffs_reg_file_contents.hex. 6 Altera Corporation

Contact Information This issue will be fixed in a future release of the Video and Image Visual Artifacts When Scaling in 2D Cubic Interpolation Mode When scaling with 2D Cubic interpolation, a weak checkerboard pattern may appear over the output image. This is noticeable where there are areas of constant color in the input image. On output, these areas may have a repeating pattern in which the brightness varies by about 1% on adjacent pixels which should be equal. Any configuration of the Scaler MegaCore function with the Interpolation method set to 2D Cubic may exhibit this behavior. Image quality is impaired. There is no workaround. This issue is fixed in version 7.0 of the Video and Image Contact Information Revision History For more information, contact Altera's mysupport website at www.altera.com/mysupport and click Create New Service Request. Choose the Product Related Request form. Table 2 shows the revision history for the Video and Image Processing Suite, v6.1 Errata Sheet. Table 2. Revision History Version Date Errata Summary 1.2 January 2007 Added errata Visual Artifacts When Scaling in 2D Cubic Interpolation Mode 1.1 December 2006 Added errata M4K Write Operations May Fail for Cyclone II Devices 1.0 December 2006 First release of this errata sheet Altera Corporation 7

Video and Image Processing Suite 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Applications Hotline: (800) 800-EPLD Literature Services: literature@altera.com Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of Altera Corporation in the U.S. and other countries. All other product or service names are the property of their respective holders. Altera products are protected under numerous U.S. and foreign patents and pending applications, maskwork rights, and copyrights. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera Corporation. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services. 8 Altera Corporation