74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate



Similar documents
HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

The 74LVC1G11 provides a single 3-input AND gate.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

The 74LVC1G04 provides one inverting buffer.

3-to-8 line decoder, demultiplexer with address latches

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

1-of-4 decoder/demultiplexer

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Hex buffer with open-drain outputs

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

Low-power configurable multiple function gate

Quad 2-input NAND Schmitt trigger

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC238; 74HCT to-8 line decoder/demultiplexer

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Bus buffer/line driver; 3-state

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

74HC4040; 74HCT stage binary ripple counter

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC165; 74HCT bit parallel-in/serial out shift register

14-stage ripple-carry binary counter/divider and oscillator

Triple single-pole double-throw analog switch

8-bit binary counter with output register; 3-state

74HC393; 74HCT393. Dual 4-bit binary ripple counter

8-channel analog multiplexer/demultiplexer

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

Low-power D-type flip-flop; positive-edge trigger; 3-state

8-bit synchronous binary down counter

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

SiGe:C Low Noise High Linearity Amplifier

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

74LVC1G General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

74HC4067; 74HCT channel analog multiplexer/demultiplexer

Planar PIN diode in a SOD323 very small plastic SMD package.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

NPN wideband transistor in a SOT89 plastic package.

74HC595; 74HCT General description. 2. Features and benefits. 3. Applications

74ALVC bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

10 ma LED driver in SOT457

NTB General description. 2. Features and benefits. Dual supply translating transceiver; auto direction sensing; 3-state

Schottky barrier quadruple diode

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

74HC4051; 74HCT channel analog multiplexer/demultiplexer

High-speed USB 2.0 switch with enable

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

The sensor can be operated at any frequency between DC and 1 MHz.

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

45 V, 100 ma NPN general-purpose transistors

DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

LIN-bus ESD protection diode

Femtofarad bidirectional ESD protection diode

PUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

NPN wideband silicon RF transistor

CAN bus ESD protection diode

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

NX3L General description. 2. Features and benefits. Single low-ohmic 8-channel analog switch

General purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM

NPN wideband silicon germanium RF transistor

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

40 V, 200 ma NPN switching transistor

BC807; BC807W; BC327

PRTR5V0U2F; PRTR5V0U2K

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

Medium power Schottky barrier single diode

ESD protection for high-speed interfaces

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

30 V, single N-channel Trench MOSFET

PMEG3005EB; PMEG3005EL

65 V, 100 ma PNP/PNP general-purpose transistor

How To Make An Electric Static Discharge (Esd) Protection Diode

IP4251/52/53/54-TTL. Integrated 4-, 6- and 8-channel passive filter network with ESD protection

Single-channel common-mode filter with integrated ESD protection network

PMEG2020EH; PMEG2020EJ

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858

PMEG3015EH; PMEG3015EJ

45 V, 100 ma NPN/PNP general-purpose transistor

MM74HC273 Octal D-Type Flip-Flops with Clear

BZT52H series. Single Zener diodes in a SOD123F package

Silicon temperature sensors. Other special selections are available on request.

Transcription:

Rev. 5 27 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to s in excess of V CC. Wide supply range from 2.0 V to 6.0 V Input levels: For 74HC2G02: CMOS level For 74HCT2G02: TTL level Symmetrical output impedance High noise immunity Low power dissipation Balanced propagation delays Multiple package options ESD protection: HBM JESD22-114E exceeds 2000 V MM JESD22-115- exceeds 200 V Specified from 40 C to +85 C and 40 C to +125 C Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC2G02DP 40 C to +125 C TSSOP8 plastic thin shrink small outline package; 8 leads; SOT505-2 74HCT2G02DP 74HC2G02DC 40 C to +125 C VSSOP8 body width 3 mm; lead length 0.5 mm plastic very thin shrink small outline package; 8 leads; SOT765-1 74HCT2G02DC 74HC2G02GD 74HCT2G02GD 40 C to +125 C XSON8 body width 2.3 mm plastic extremely thin small outline package; no leads; 8 terminals; body 3 2 0.5 mm SOT996-2

4. Marking Table 2. Marking code Type number Marking code [1] 74HC2G02DP H02 74HCT2G02DP T02 74HC2G02DC H02 74HCT2G02DC T02 74HC2G02GD H02 74HCT2G02GD T02 [1] The pin 1 indicator is located on the lower left corner of the device, below the marking code. 5. Functional diagram 1 1 1B 2 2B 1Y 2Y 1 B Y 001aah780 001aah781 mna105 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig 3. Logic diagram (one gate) 6. Pinning information 6.1 Pinning 74HC2G02 74HCT2G02 74HC2G02 74HCT2G02 1 1B 1 2 8 7 V CC 1Y 1 1 8 V CC 2Y 3 6 2B 1B 2Y 2 3 7 6 1Y 2B GND 4 5 2 GND 4 5 2 001aak017 001aak016 Transparent top view Fig 4. Pin configuration SOT505-2 (TSSOP8) and SOT765-1 (VSSOP8) Fig 5. Pin configuration SOT996-2 (XSON8) 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 2 of 14

6.2 Pin description Table 3. Pin description Symbol Pin Description 1, 2 1, 5 data input 1B, 2B 2, 6 data input GND 4 ground (0 V) 1Y, 2Y 7, 3 data output V CC 8 supply 7. Functional description Table 4. Function table [1] Input Output n nb ny L L H L H L H L L H H L [1] H = HIGH level; L = LOW level. 8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply 0.5 +7.0 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V [1] - 20 m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V [1] - 20 m I O output current V O = 0.5 V to (V CC +0.5V) [1] - 25 m I CC supply current [1] - 50 m I GND ground current [1] 50 - m T stg storage temperature 65 +150 C P D dynamic power dissipation T amb = 40 C to +125 C [2] - 300 mw [1] The input and output ratings may be exceeded if the input and output current ratings are observed. [2] For TSSOP8 package: above 55 C the value of P tot derates linearly with 2.5 mw/k. For VSSOP8 package: above 110 C the value of P tot derates linearly with 8 mw/k. For XSON8 package: above 118 C the value of P tot derates linearly with 7.8 mw/k. 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 3 of 14

9. Recommended operating conditions Table 6. Recommended operating conditions Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 74HC2G02 74HCT2G02 Unit Min Typ Max Min Typ Max V CC supply 2.0 5.0 6.0 4.5 5.0 5.5 V V I input 0 - V CC 0 - V CC V V O output 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/ V input transition rise V CC = 2.0 V - - 625 - - - ns/v and fall rate V CC = 4.5 V - 1.67 139-1.67 139 ns/v V CC = 6.0 V - - 83 - - - ns/v 10. Static characteristics Table 7. Static characteristics Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HC2G02 V IH HIGH-level input V CC = 2.0 V 1.5 1.2-1.5 - V V CC = 4.5 V 3.15 2.4-3.15 - V V CC = 6.0 V 4.2 3.2-4.2 - V V IL LOW-level input V CC = 2.0 V - 0.8 0.5-0.5 V V CC = 4.5 V - 2.1 1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 ; V CC = 2.0 V 1.9 2.0-1.9 - V I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 20 ; V CC = 6.0 V 5.9 6.0-5.9 - V I O = 4.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V I O = 5.2 m; V CC = 6.0 V 5.63 5.81-5.2 - V V OL LOW-level output V I = V IH or V IL I O = 20 ; V CC = 2.0 V - 0 0.1-0.1 V I O = 20 ; V CC = 4.5 V - 0 0.1-0.1 V I O = 20 ; V CC = 6.0 V - 0 0.1-0.1 V I O = 4.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I O = 5.2 m; V CC = 6.0 V - 0.16 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC =6.0V - - 1.0-1.0 I CC supply current per input pin; V I =V CC or GND; - - 10-20 I O =0; V CC =6.0V C I input capacitance - 1.5 - - - pf 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 4 of 14

Table 7. Static characteristics continued Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HCT2G02 V IH HIGH-level input V CC = 4.5 V to 5.5 V 2.0 1.6-2.0 - V V IL LOW-level input V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8 V V OH HIGH-level output V I = V IH or V IL I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4 - V I O = 4.0 m; V CC = 4.5 V 4.13 4.32-3.7 - V V OL LOW-level output V I = V IH or V IL I O = 20 ; V CC = 4.5 V - 0 0.1-0.1 V I O = 4.0 m; V CC = 4.5 V - 0.15 0.33-0.4 V I I input leakage current V I =V CC or GND; V CC =5.5V - - 1.0-1.0 I CC supply current V I =V CC or GND; I O =0; - - 10-20 V CC =5.5V I CC additional supply per input; V CC = 4.5 V to 5.5 V; - - 375-410 current V I =V CC 2.1 V; I O =0 C I input capacitance - 1.5 - - - pf [1] ll typical values are measured at T amb = 25 C. 11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HC2G02 t pd propagation delay n and nb to ny; see Figure 6 [2] V CC = 2.0 V - 26 95-110 ns V CC = 4.5 V - 9 19-22 ns V CC = 5.0 V; C L = 15 pf - 9 - - - ns V CC = 6.0 V - 8 16-20 ns t t transition time see Figure 6 [3] V CC = 2.0 V - 19 95-125 ns V CC = 4.5 V - 7 19-25 ns V CC = 6.0 V - 5 16-20 ns C PD power dissipation capacitance V I =GNDtoV CC [4] - 10 - - - pf 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 5 of 14

Table 8. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V); for test circuit see Figure 7. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max 74HCT2G02 t pd propagation delay n and nb to ny; see Figure 6 [2] V CC = 4.5 V - 12 24-29 ns V CC = 5.0 V; C L = 15 pf - 12 - - - ns t t transition time V CC = 4.5 V; see Figure 6 [3] - 6 19-22 ns C PD power dissipation capacitance V I =GNDtoV CC 1.5 V [4] - 10 - - - pf [1] ll typical values are measured at T amb = 25 C. [2] t pd is the same as t PLH and t PHL. [3] t t is the same as t TLH and t THL. [4] C PD is used to determine the dynamic power dissipation (P D in W). P D = C PD V CC 2 f i N + (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. 12. Waveforms V I n, nb input GND t PHL t PLH V OH ny output V OL 90% 10% t THL t TLH 001aae759 Fig 6. Measurement points are given in Table 9. V OL and V OH are typical output levels that occur with the output load. Propagation delay data input (n, nb) to data output (ny) and transition time output (ny) Table 9. Measurement points Type Input Output 74HC2G02 0.5 V CC 0.5 V CC 74HCT2G02 1.3 V 1.3 V 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 6 of 14

V I negative pulse 0 V 90 % 10 % t W t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V CC V CC G VI DUT VO RL S1 open RT CL 001aad983 Fig 7. Test data is given in Table 10. Definitions for test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistance. S1 = Test selection switch. Load circuit for measuring switching times Table 10. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH 74HC2G02 GND to V CC 6 ns 15 pf, 50 pf 1 k open 74HCT2G02 GND to 3 V 6 ns 15 pf, 50 pf 1 k open 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 7 of 14

13. Package outline TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 D E X c y H E v M Z 8 5 2 1 ( 3 ) pin 1 index L p θ L 1 4 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1.1 0.15 0.00 2 3 b p c D (1) E (1) e H E L L p v w y Z (1) θ 0.95 0.75 0.25 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.5 0.47 0.33 0.2 0.13 0.1 0.70 0.35 8 0 Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT505-2 - - - 02-01-16 Fig 8. Package outline SOT505-2 (TSSOP8) 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 8 of 14

VSSOP8: plastic very thin shrink small outline package; 8 leads; body width 2.3 mm SOT765-1 D E X c y H E v M Z 8 5 Q 2 1 pin 1 index ( 3 ) L p θ 1 4 detail X L e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT max. 1 mm 1 0.15 0.00 2 3 b p c D (1) E (2) e H E L L p Q v w y Z (1) θ 0.85 0.60 0.12 0.27 0.17 0.23 0.08 2.1 1.9 2.4 2.2 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic or metal protrusions of 0.25 mm maximum per side are not included. 0.5 3.2 3.0 0.4 0.40 0.15 0.21 0.19 0.2 0.13 0.1 0.4 0.1 8 0 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT765-1 MO-187 02-06-07 Fig 9. Package outline SOT765-1 (VSSOP8) 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 9 of 14

XSON8: plastic extremely thin small outline package; no leads; 8 terminals; body 3 x 2 x 0.5 mm SOT996-2 D B E 1 detail X terminal 1 index area L 1 e 1 e b 1 4 v w C C B y 1 C C y L 2 L 8 5 X 0 1 2 mm scale Dimensions (mm are the original dimensions) Unit (1) 1 b D E e e 1 L L 1 L 2 v w y y 1 mm max nom min 0.5 0.05 0.00 0.35 0.15 2.1 1.9 3.1 2.9 0.5 0.15 0.6 0.5 1.5 0.1 0.05 0.3 0.05 0.4 0.05 0.1 sot996-2_po Outline version SOT996-2 References IEC JEDEC JEIT European projection Issue date 07-12-21 12-11-20 Fig 10. Package outline SOT996-2 (XSON8) 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 10 of 14

14. bbreviations Table 11. cronym CMOS DUT ESD HBM MM TTL bbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Machine Model Transistor-Transistor Logic 15. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC_HCT2G02 v.5 20130927 Product data sheet - 74HC_HCT2G02 v.4 Modifications: For type numbers 74HC2G02GD and 74HCT2G02GD XSON8U has changed to XSON8. 74HC_HCT2G02 v.4 20090511 Product data sheet - 74HC_HCT2G02 v.3 74HC_HCT2G02 v.3 20030514 Product data sheet - 74HC_HCT2G02 v.2 74HC_HCT2G02 v.2 20030203 Product specification - 74HC_HCT2G02 v.1 74HC_HCT2G02 v.1 20020710 Product specification - - 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 11 of 14

16. Legal information 16.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 16.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 16.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 12 of 14

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. Translations non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. 16.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com 74HC_HCT2G02 ll information provided in this document is subject to legal disclaimers. NXP B.V. 2013. ll rights reserved. Product data sheet Rev. 5 27 September 2013 13 of 14

18. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Marking................................ 2 5 Functional diagram...................... 2 6 Pinning information...................... 2 6.1 Pinning............................... 2 6.2 Pin description......................... 3 7 Functional description................... 3 8 Limiting values.......................... 3 9 Recommended operating conditions........ 4 10 Static characteristics..................... 4 11 Dynamic characteristics.................. 5 12 Waveforms............................. 6 13 Package outline......................... 8 14 bbreviations.......................... 11 15 Revision history........................ 11 16 Legal information....................... 12 16.1 Data sheet status...................... 12 16.2 Definitions............................ 12 16.3 Disclaimers........................... 12 16.4 Trademarks........................... 13 17 Contact information..................... 13 18 Contents.............................. 14 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2013. ll rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 27 September 2013 Document identifier: 74HC_HCT2G02