US006424627B1 (12) United States Patent. (10) Patent N0.: US 6,424,627 B1 Snrhaug et al. (45) Date of Patent: Jul. 23, 2002



Similar documents
60 REDIRECTING THE PRINT PATH MANAGER 1

\ \ \ connection connection connection interface interface interface

(12) (10) Patent N0.: US 6,614,314 B2 d Haene et al. 45 Date 0f Patent: Se (54) NON-LINEAR PHASE DETECTOR FOREIGN PATENT DOCUMENTS

(12> Ulllted States Patent (10) Patent N0.: US 6,591,288 B1 Edwards et al. (45) Date of Patent: Jul. 8, 2003

Hay (43) Pub. Date: Oct. 17, 2002

(12) Patent Application Publication (10) Pub. No.: US 2003/ A1 Wu et al. (43) Pub. Date: Feb. 20, 2003

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2002/ A1 Boyer et al. (43) Pub. Date: Aug.

(12) United States Patent (10) Patent No.: US 8,253,226 B2 Oguri (45) Date of Patent: Aug. 28, 2012

(12) United States Patent Halonen

United States Patent [191

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/ A1 Ollis et al. HOME PROCESSOR /\ J\ NETWORK

(12) United States Patent (10) Patent N0.: US 7,068,424 B1 Jennings et al. (45) Date of Patent: Jun. 27, 2006

software, and perform automatic dialing according to the /*~102

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/ A1 Nej ah (43) Pub. Date: Feb.

Back up information data by blocks, and generate backup data of each block

(12) Ulllted States Patent (10) Patent N0.: US 8,532,017 B2 Ojala et a]. (45) Date of Patent: Sep. 10, 2013

(12) Unlted States Patent (10) Patent N0.2 US 7,428,664 B2 Sirbu (45) Date of Patent: Sep. 23, 2008

US Al (19) United States (12) Patent Application Publication (10) Pub. No.: US 2009/ A1 Sanvido (43) Pub. Date: Jun.

Ulllted States Patent [19] [11] Patent Number: 6,141,545

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2002/ A1 Fukuzato (43) Pub. Date: Jun.

(12) United States Patent (16) Patent N6.= US 6,198,814 B1 Gill (45) Date of Patent: Mar. 6, 2001

Telephone Dressing Systems - Advantages and Disadvantages

llllllllllllllillllllllllllllllllllllllllllllllllllllllllllllllllllllllllll

US Al (19) United States (12) Patent Application Publication (10) Pub. No.: US 2013/ A1 Weng et al. (43) Pub. Date: Sep.

remote backup central communications and storage facility

US Al (19) United States (12) Patent Application Publication (10) Pub. N0.: US 2012/ A1 Lundstrom (43) Pub. Date: NOV.

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2002/ A1 STRANDBERG (43) Pub. Date: Oct.

(Us) (73) Assignee: Avaya Technology Corp. Je?' McElroy, Columbia, SC (US); (21) Appl. No.: 10/413,024. (22) Filed: Apr. 14, 2003 (57) ABSTRACT

Naylor, Lake OsWego, OR (US) (51) Int_ CL

US B1 (12) United States Patent. (10) Patent N0.: US 6,282,278 B1 D0ganata et al. (45) Date 0f Patent: Aug. 28, 2001

US A1 (19) United States (12) Patent Application Publication (10) Pub. N0.: US 2002/ A1. Mannarsamy (43) Pub. Date: NOV.

Ff'if ~ _ INVISIWALL. Shively (43) Pub. Date: NOV. 28, LOCAL ONSITE. (Us) (21) Appl. No.: 09/865,377

US A1 (19) United States (12) Patent Application Publication (10) Pub. N0.: US 2013/ A1 DANG (43) Pub. Date: Jul.

(54) RAPID NOTIFICATION SYSTEM (52) US. Cl /206. (57) ABSTRACT (75) Inventors: Anand Rajasekar, San Jose, CA

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/ A1. Operating System. 106 q f 108.

/ \33 40 \ / \\ \ \ M / f 1. (19) United States (12) Patent Application Publication Lawser et al. NETWORK \ 36. SERVlCE 'NTERNET SERVICE

(12) (10) Patent N0.: US 7,069,466 B2 Trimmer et a]. (45) Date of Patent: Jun. 27, 2006

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2014/ A1 FAN et al. (43) Pub. Date: Feb.

Filetto et al. [45] Date of Patent: Feb. 15, 2000

(12) United States Patent (10) Patent N0.: US 8,695,377 B2 Bachelier et a]. (45) Date of Patent: Apr. 15, 2014

(12) United States Patent (16) Patent N6.= US 6,611,861 B1 Schairer et al. (45) Date of Patent: Aug. 26, 2003

US Al (19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/ A1 Zhou et al. (43) Pub. Date: Jul.

Gigabit Ethernet: Architectural Design and Issues

Data Link Protocols. TCP/IP Suite and OSI Reference Model

Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS

(12) United States Patent Wen et a].

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2013/ A1 Warren (43) Pub. Date: Jan.

Logging Application. (73) Assignee: AUDIOCODES, INC., Somerset, NJ (US)

;111: ~~~~~~~~~~~~~~~~~~~ [73] Assigneez Rockwell Semiconductor Systems 5,754,639 5/1998 Flockhart et al...

(12) United States Patent

Ulllted States Patent [19] [11] Patent Number: 5,943,406

(12) United States Patent Armenio et a].

USOO A United States Patent [191 [11] Patent Number: 5,408,501 Cornaby [45] Date of Patent: Apr. 18, 1995

(12> Ulllted States Patent (16) Patent N6.= US 6,320,621 B1 Fu (45) Date of Patent: Nov. 20, 2001

. tlllll,1! 1% 11:11 I.,W/ "-111 // out AIHI/ ) I \\ M10. 1 I! (1' 1L- 1!!! I VEHICLE} I] r20 (TRAFFIC COMPUTER 10 RECEIVING UNIT 41 I \ ")SENSOR

(12) United States Patent Petralia

(12) United States Patent Takada

Based on Computer Networking, 4 th Edition by Kurose and Ross

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2005/ A1 Owhadi et al. (43) Pub. Date: Feb.

Written examination in Computer Networks

(71) Applicant: SPEAKWRITE, LLC,Austin, TX (US)

Lookup CNAM / other database for calllng

INTRODUCTION TO 100BASE-T: FAST (AND FASTER) ETHERNET

Fast Ethernet and Gigabit Ethernet. Networks: Fast Ethernet 1

i X USE HOST USB B R CONTROLLER 111a 40 11a 1 21

Ml CRO- MICRO PLEASE

User Guide. MC100CM MC110CS Fast Ethernet Media Converter. MC111CS MC112CS WDM Fast Ethernet Media Converter

Fast Ethernet and Gigabit Ethernet. Computer Networks: Fast and Gigabit Ethernet

(12) United States Patent (10) Patent N0.: US 8,721,047 B2 Sakurai et a]. (45) Date of Patent: May 13, 2014

NETWORK BOUNDARY PRIVATE NETWORK PUBLIC _1 NETWORK

Means are provided for repetitively applying a low [52] U S Cl 128/2 1 B 324/51 current signal, having a distinctive waveform and fre

United States Patent [191 Brugliera et al.

United States Patent [191 [11] 4,388,717 Burke [45] Jun. 14, 1983

Troubleshooting and Auto-Negotiation Features for IMC Networks Media Conversion Products

Local Area Networks. Guest Instructor Elaine Wong. Elaine_06_I-1

US Al (19) United States (12) Patent Application Publication (10) Pub. No.: US 2012/ A1 Kuehl (43) Pub. Date: Aug.

(54) SYSTEM AND METHOD FOR HEDGING W0 WO 00/30053 * 5/2000 AGAINST FOREIGN EXCHANGE RISK. Nusbam, David Trading the Wide World of foreign

(43) Pub. Date: Feb. 16, 2012

Introduction to Ethernet

(12) United States Patent Edelen

2. What is the maximum value of each octet in an IP address? A. 128 B. 255 C. 256 D. None of the above

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2013/ A1 Chen (57)

POTENTIAL. SC DA Il'JA N INTERFACE m. (21) Appl. No.: 11/037,604

US Al (19) United States (12) Patent Application Publication (10) Pub. No.: US 2007/ A1 Voight et al. SUBSCRIBER DATABASE.

Access List: my-fw-rule

United States Patent [19] [11] Patent Number: 5,347,302

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2009/ A1 CROSBY (43) Pub. Date: Feb.

US A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2011/ A1 Gutierrez (43) Pub. Date: Feb.

Computer Network. Interconnected collection of autonomous computers that are able to exchange information

Cunneciiun to credit cards dltabase. The system analyzes all credit cards aeecums.

(54) (71) (72) (21) (22) (51) (52)

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor.

US A1 (19) United States (12) Patent Application Publication (10) Pub. N0.: US 2014/ A1 Shaw (43) Pub. Date: Jul.

Switch Fabric Implementation Using Shared Memory

(10) Patent N0.: US 6,570,581 B1 Smith (45) Date of Patent: May 27, 2003

Load testing circuit. Knott, Arnold. Publication date: Document Version Publisher's PDF, also known as Version of record. Link to publication

(30) Foreign Application Priority Data

United States Patent [19] [11] Patent Number: 5,671,124

(54) RETARGETING RELATED TECHNIQUES (52) US. Cl /1453 AND OFFERINGS. (75) Inventors: Ayrnan Farahat, San Francisco, (57) ABSTRACT

COMPUTER NETWORK TECHNOLOGY (300)

Transcription:

US006424627B1 (12) United States Patent (10) Patent N0.: Snrhaug et al. (45) Date of Patent: Jul. 23, 2002 (54) FULL-DUPLEX MEDIUM TAPAPPARATUS 5,459,723 A 10/1995 Thor AND SYSTEM 5,923,654 A * 7/1999 Schnell..... 370/390 5,995,488 A * 11/1999 Kalkunte et a1...... 370/232 (75) Inventors: Asbjqzirn Sqzirhaug, Gronton, MA (US); Aleksandr L. Kupchik, Nashua, NH OTHER PUBLICATIONS (Us) ICS D ata B 00 k 1996, Pp- F 47 IO F 48 part N 0. ICS1886 Data Sheet. (73) Asslgneei MetrPblllty optlcal System, ICS Internet Web Page, Feb. 1997, Part No. ICS1885/1886 Memmack> NH (Us) Applications Note. Nt.S '.1994DtBk.1 13t1 21PtN. ( * ) Notice: Subject to any disclaimer, the term of this a eml a a 00 pp 0 ar 0 DP83223 Data sheet. patent is extended or adjusted under 35 U.S.C. 154(b) by 0 days. * cited by examiner (21) APPL No: 08/805 167 Primary Examiner Wellington Chin Assistant Examiner Maikhanh Tran (22) Filed: Feb. 24, 1997 (74) Attorney, Agent, or Firm Stephen G. MatZuk (51) Int. Cl.7..... H04L 12/26; H04M 1/24; (57) ABSTRACT G06F 15/173 (52) us CL 370/241. 370/282. 379/1 03, A bi-directional network medium monitor including a tap """""""""" " 379/3201. 709/224; apparatus connected inserted in a network media, eg Fiber (58) Field of Search 370/282 241 Optic and Twisted Pair (TX), comprising a transceiver 370 400 232 252 and a clock recovery element for each medium and medium 390 3407825 61 8 25 03 827 _ 376/1 9 monitor connection, and a bi-directional serial data multi 10 15 32 1 01 1 '03 15 0'1 52 01 _ 709/2 24 plexer which directs the medium data while in the serial data ' ' ' ' 223 246 format. Also, the medium monitor may interrupt medium data transfer in either medium direction and insert its data (56) References Cited for diagnostic or other network purposes. Thus, the appara U.S. PATENT DOCUMENTS tus according to the present invention is operable to monitor a network at the maximum data rates currently used while 5 299 257 A * 3/1994 Fuller et a1...... 379/1 providing no Signi?cantly network data delay 5,311,593 A * 5/1994 Carmi..... 370/400 5,406,554 A 4/1995 Parry 10 Claims, 2 Drawing Sheets 50 55 f 51 / 52B MEDIA TAP 52A / DESTINATION 4 V 1 Q = I I > DESTINATION B v I V A J J 4 V V 56 A ll \<:> c: D\58 \ 4O \ V V 30 MEDIA MONITOR

U.S. Patent Jul. 23, 2002 Sheet 1 of2 MEDIA I40 20 MONITOR/ / NETWORK 26 PORT [i ANALYZER / ISPAREI \16 I25 SYSTEM 5 = DEVICE PORT[_ l1 #3 HUB 23 PORTEA _ SYSTEM 21 ' DEVICE \ RORT[= Of #2 1 22 / _ SYSTEM / 24 ' DEVICE #1 H9. 1 Prior Art 50 55 f 51 / 52B MEDIA TAP 52A / DESTINATION K, V J *3 K, > DESTINATION B \/ J \/ A DJ V V 56 II II \<_> <_>\58 \ 40 \ II II 30 MEDIA MONITOR

1 FULL-DUPLEX MEDIUM TAP APPARATUS AND SYSTEM FIELD OF THE INVENTION The present invention relates to data medium networks, in particular, local and Wide area data medium network moni tors and taps. BACKGROUND OF THE INVENTION Previously, the most Widely used approach for monitoring network data Was to interpose a network hub 12 and connect a system or network monitor 40 to hub port 16 to monitor the network data, as shown by the exemplary block diagram 10 of FIG. 1. Firstly, the system must have a spare port or tolerate the loss of a port to permit system analysis. In addition, the hub Will reject data containing errors and/or Will mask out data errors. When a spare port is made available, the interposition of the data hub port introduces signi?cant network data delays, typically in excess of 90 serial data bits, Which does not provide a suf?ciently accu rately or transparent data connection. In many instances, such degradation makes network monitoring unacceptable. Such data delay limitations experienced by hub and other prior data translation devices are, in large part, a result of internal transfer data from the incoming media serial format to an internal parallel format for buffering or processing, and back to the serial format for retransmission. The Well established building blocks used in many such systems consist of a an integrated circuit, e. g. part # DP83223, Which provides the necessary electrical signalling and media state, While a second subsequently connected integrated circuit, e.g. part # DP83240, recovers the clock signal from the incoming signal, decodes or descrambles the NRZ, MLT3 or other cipher format encrypted signal and provides a plaintext data signal in a 4-bit parallel standard. The plaintext parallel data is then received by a buffer or processor provided by a variety of integrated circuits. For hub con?gurations, similar parallel data paths are provided. Moreover, When attached to a spare port of a hub, the data How of the channels, eg 21, 23, 25, attached to correspond ing ports cannot be isolated, so that data is co-mingled and collisions occur, preventing the system monitor or network analyzer from accurately monitoring any channel. Furthermore, data presented to the system monitor via a spare port is only Half-Duplex, Which does not monitor a Full-Duplex channel. The hub Works in a contention mode and Will only allow data to be received from one port to be presented to the monitor port. If any other port attempts to transmit data, such data Will be suppressed and the data on the monitor port Will be distorted or suppressed in order to indicate a collision event. Also, the system monitor or network analyzer cannot interrupt a single channel data How to send diagnostic data, or reliably monitor the response of the equipment connected to that channel Without incurring interference from data collisions as previously discussed. As demonstrated by the Widespread adherence to the parallel data format by integrated circuit and equipment designers, the limitations imposed on the data How by translation from and to the parallel format are generally accepted as unavoidable, and thus the performance of data translation equipment is only marginally improved. SUMMARY OF THE INVENTION The apparatus and method according to the present inven tion provide a serially buffered network tap including physi 15 25 35 45 55 65 2 cal layer devices Which provide the necessary media inter facing and clock recovery and a serial stream of data to a serial data multiplexer Which provides bit synchronization With a minimal data bit delay, typically 5 bits. Further, the present invention provides a data monitor system including the tap and a network monitor or system analyzer provides virtually transparent network channel monitoring of the Full-Duplex data How thereon. Moreover, according to the present invention, the tap provides selective access to the network data How in either direction according to network monitor or system analyzer control for network system diagnosis, etc. Also, the system monitor or network analyzer can selectively insert data in either direction to provide complete diagnostic testing of the channel. Having recognized the desirability, and providing the apparatus and method to provide data translation according to the present invention, a total typical translated data delay time of 10 bits or less is achieved. When compared to the typical 4-bit parallel data systems data typical delay of at least 45 bits, the apparatus of the present invention provides a signi?cant improvement. BRIEF DESCRIPTION OF THE DRAWING These and further features of the present invention Will be better understood by reading the following Detailed Description together With the DraWing, Wherein FIG. 1 is a block diagram of a typical prior art network analysis con?guration; FIG. 2 is a block diagram of one embodiment of the present invention providing a monitor system in a bi-directional network between two destinations; and FIG. 3 is a block diagrams of the network tap according to one embodiment of the present invention as used in the system embodiment of FIG. 2. DETAILED DESCRIPTION OF THE INVENTION The preferred embodiment 30 of the present invention as shown in FIG. 2, provides a system for monitoring data from a network medium providing bidirectional data?ow between two system devices 51 and 55 as provided in a variety of present Wide- or local-area data networks, via a media tap 50 and media data links 52A and 52B together typically comprise a system channel, eg 21. Typically, the devices 51 and 55 may each comprise one of a combination of system computers (eg 22, 24, 26), hubs (eg 20), etc. Corresponding media links 56 and 58 provide a replicated How to a media monitor of data to system devices 55 and 51. Upon control by the media monitor 40, replacement media data via data links 58 and 56 may be inserted on 52A and 52B instead of data from system devices 55 and 51 accord ing to media monitor 40 control, as described below. The media monitor 40 typically comprises an Intel microprocessor platform having a network analyzer/system monitor program, e.g. NETscoutTM of Frontier SoftWare of Massachusetts, or equivalent, the product description infor mation thereof being incorporated by reference. Typically, the monitor 40 includes two Full-Duplex network interface cards (NIC), eg a DECMTM NIC manufactured by Digital Equipment of Massachusetts, or equivalent DECTM-based NIC connected to the tap via appropriate corresponding media links 56 and 58. Alternately, a single Full-Duplex communication port and single media link may be provided. Data from and to medium link 52A is received by the media tap 50 via a?rst transceiver 62, clock recovery device

3 66, multiplexer 100, synchronizing?ip-?op 102, a second transceiver 64 to the second medium link 52B. In the present embodiment, the?rst and/or second exemplary medium link format is full or half duplex twisted pair compliant With ANSI X3T9.5 TP-PMD and IEEE 802.3 100BASE-TX Ethernet twisted pair speci?cations; other media formats are supportable according to the present invention such as IEEE 802.3 100BASE-FX, etc. The data provided to transceiver 64 is also received by a third transceiver 72 to be sent via data link 56 to monitor 40. If it is desired to send diagnostic data through the link 52B of the channel, the monitor 40 returns, via data link 56, signals to the tap 50 transceiver, and is then sent to the associated clock recovery device Which, in addition to recovering a clock signal and data, Will detect the presence of signals from the system monitor 40. The detected signal then results in a corresponding control signal sent to the link detect circuit 60 Which in turn provides a signal to serial multiplexer 100, causing the recovered monitor 40 data and clock signal to be sent to the synchronizing?ip-?op 102 for transmission to the system devices 55. Data from and to medium link 52B is received by the media tap 50 via a second transceiver 64, clock recovery device 68, multiplexer 130, synchronizing?ip-?op 132, a?rst transceiver 62 to the medium?rst link 52A. The data provided to transceiver 62 is also received by a fourth transceiver 74 to be sent via data link 58 to monitor 40. As described above With respect to transceiver 72 and data link 56, if the monitor 40 returns any data via data 58 link, a signal Which is received by transceiver is sent to the associated clock recovery device such a part no. ICS1886 of Integrated Circuit Systems, Inc., Which, in addition to recov ering a clock signal and data, Will detect signal and send a corresponding control signal to the link detect circuit 60 Which in turn provides a signal to serial multiplexer 130, causing the recovered monitor 40 data and clock signal to be sent to the synchronizing?ip-?op 132 for transmission to the system devices 51. The serial multiplexers 100 and 130 typically comprise high speed (e.g. ECL) 2-input 1-output multiplexer logic circuit as known in the art, Whose data output signal is sent to the corresponding synchronizing?ip-?ops 102 and 132 Which are clocked by the recovered clock signal, also switched by the multiplexers along With the data signals. The transceivers 62, 64, 72 and 74 typically comprise integrated circuit systems appropriate for each data medium. In the present embodiment, twisted pair medium transceiv ers 62, 64, 72 and/or 74 comprise parts no. DP 83223 of National Semiconductor, or equivalent, and the correspond ing?ber optic transceivers, if used in place of one or more of the twister pair transceiver, comprises transceiver part no. HFBR-5103-SC by HeWlett-Packard, or equivalent, con nected as known in the art to provide and receive serial electrical signals corresponding to the incoming or outgoing medium data. Typically, such transceiver circuits detect medium data signals present, and provide a corresponding signal Which is connected to a link detect control circuit 60. If the incoming medium signal fails or becomes unaccept ably diminished in quality, the signal on the corresponding path changes. The link detect circuit then provides a lost synchronization signal on path 76 to reset the clock recov ery devices 76 and 78. Alternate embodiments include media taps Which corre spond to?rst and second system devices via different media, e.g., to the?rst system device over one path comprising twisted pair medium and a second path to the second system 10 20 25 30 35 40 45 50 55 4 device comprising?ber optic cable. Accordingly, the media tap transceivers Would comprise corresponding media trans ceivers as known in the art, and the media tap Would include serial buffers following and/or in place of the clocking?ip-?ops 102 and 132 and be clocked by the appropriate clock signal. Additional teaching according to this embodi ment and other embodiments of the present invention is provided by the patent application entitled SERIALLY BUFFERED MEDIUM TRANSLATOR, of the present inventors,?led Feb. 11, 1997, and is incorporated by refer ence. Further modi?cations and substitutions made by one of ordinary skill in the art are considered Within the scope of the present invention Which is not to be limited except by the claims Which follow: What is claimed is: 1. A network monitor system comprising: a media tap interposed on the medium and adapted to send and receive data to and from a?rst and a second system devices, said media tap including?rst means for providing data replicated from one of said?rst and second system devices to a?rst data link, and?rst means for selectively providing data from said?rst data link to one of said?rst and second system devices according to a control signal; and a media monitor connected to said?rst data link to receive said replicated data, said media monitor also including?rst media monitor means for providing data to said media tap via said?rst data link, said media tap further comprising second means for providing data replicated from the other of said?rst and second system devices to a second data link, and second means for selectively providing data from said second data link to the other of said?rst and second system devices according to a control signal; and said media monitor being connected to said second data link to receive said replicated data, said media monitor also including second media monitor means for providing data to said media tap via said second data link. 2. A network monitor system comprising: a media tap interposed on the medium and adapted to send and receive data to and from a?rst and a second system devices, said media tap including?rst means for providing data replicated from one of said?rst and second system devices to a?rst data link, and?rst means for selectively providing data from said?rst data link to one of said?rst and second system devices according to a control signal; and a media monitor connected to said?rst data link to receive said replicated data, said media monitor also including?rst media monitor means for providing data to said media tap via said?rst data link, Wherein the monitor comprises a computer having a network monitoring program therein. 3. Apparatus for providing a low-delay media tap, com prising: a?rst transceiver for receiving and transmitting medium data thereon; a second transceiver for receiving and transmitting medium data thereon, Wherein said?rst and second transceivers are connected to interrupt a bi-directional data medium connected between a?rst and second system devices;

5 a?rst clock recovery device connected to said?rst data from received data from said?rst transceiver; a second clock recovery device connected to said second data from received data from said second transceiver; a third transceiver connected to a monitor for receiving and transmitting monitor data thereon; a third clock recovery device connected to said third data from received data from said monitor; a?rst serial data multiplexer for selectively providing one of said second and third clock signal and said second and third data to said?rst transceiver for transmission on said medium in response to a control signal; and?rst means for detecting a monitor originated signal and in response thereto, for providing said control signal to said?rst serial data multiplexer. 4. The apparatus of claim 3, further comprising a fourth transceiver connected to a monitor for receiving and transmitting monitor data thereon; a fourth clock recovery device connected to said fourth data from received data from said monitor; a second serial data multiplexer for selectively providing one of said?rst and fourth clock signal and said?rst and fourth data to said second transceiver for transmis sion on said medium in response to a second control signal; and means for detecting a monitor originated signal and in response thereto, for providing said second control signal to said second serial data multiplexer. 5. The apparatus of claim 3, Wherein said means for detecting a monitor originated signal comprises a clock recovery device. 6. A monitored network system, comprising; a?rst system device; a second system device; 10 25 35 6 a media tap connected to said?rst system device and said second system device by data media and to provide a bi-directional data How therebetween, comprising a?rst transceiver connected to said?rst system device and providing an output therefrom, a?rst data recovery device connected to receive the output of said?rst transceiver device and providing recovered data therefrom, a second transceiver connected to said second system device, a?rst logic means for selectively providing a data How of recovered data from said?rst data recovery device to said second transceiver, and a monitor transceiver for receiving recovered data from said?rst logic means and providing a tap output therefrom; and a monitor means connected to receive said media tap output, Wherein said media tap further includes a data link for selec tively providing data from at least one of said?rst and said second system devices of the data being sent to said?rst and said second system devices by at least one of the other of said?rst and said second system devices to said monitor means. 7. The system of claim 6, Wherein said monitor means selectively provides a How of data to said media tap, and said media tap further includes means to selectively interrupt the How of data between said?rst and second system devices and provide said monitor means How of data to at least one of said?rst and second system devices. 8. The system of claim 6, Wherein at least one of said?rst and second system devices comprises a network hub. 9. The system of claim 6, Wherein said media comprises at least one of twisted pair and?ber optic media. 10. The system of claim 6, Wherein the data medium connecting said?rst system device to said media tap and the data medium connecting said second system device to said media tap are different data media.