802.3bj FEC Overview and Status. 400GbE Architecture Baseline Proposal (Update) DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force.



Similar documents
802.3bj FEC Overview and Status. 400GbE PCS Options DRAFT. IEEE P802.3bs 400 Gb/s Ethernet Task Force. November 2014 San Antonio

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002

WHITE PAPER. Enabling 100 Gigabit Ethernet Implementing PCS Lanes

40 Gigabit Ethernet and 100 Gigabit Ethernet Technology Overview

SmartFusion2 SoC FPGA High Speed Serial and DDR Interfaces. User s Guide

100GBASE-KP4 EEE synchronization and signaling. Comments #234 and #235

PCI Express: The Evolution to 8.0 GT/s. Navraj Nandra, Director of Marketing Mixed-Signal and Analog IP, Synopsys

40 Gigabit Ethernet and 100 Gigabit Ethernet Technology Overview

High-Speed SERDES Interfaces In High Value FPGAs

Managing High-Speed Clocks

10 Gigabit Ethernet (10GbE) and 10Base-T - RoadMap

Introduction. Background

HOW TO TEST 10 GIGABIT ETHERNET PERFORMANCE

SATA Evolves SATA Specification v3.2 FMS 2013

Ethernet/IEEE evolution

Backplane Ethernet Study Group Market Drivers and Cost Considerations in Support of 40 inch average grade FR4 backplane links at 10Gb/s per lane


PCI-SIG ENGINEERING CHANGE NOTICE

Please purchase PDF Split-Merge on to remove this watermark.

Redundancy in enterprise storage networks using dual-domain SAS configurations

Gigabit Ethernet MAC. (1000 Mbps Ethernet MAC core with FIFO interface) PRODUCT BRIEF

Value Proposition for Data Centers

Cisco T1 Layer 1 Troubleshooting

Welcome to Pericom s PCIe and USB3 ReDriver/Repeater Product Training Module.

10 Gigabit Ethernet: Scaling across LAN, MAN, WAN

8 Gbps CMOS interface for parallel fiber-optic interconnects

How To Write A Gmii Electrical Specifier

40 and 100 Gigabit Ethernet Overview

LAN and WAN Rate 10 GigE

TCIS007. PCI Express* 3.0 Technology: PHY Implementation Considerations for Intel Platforms

TIP-VBY1HS Data Sheet

Example: Multiple OFDM Downstream Channels and Examining Backwards Compatibility. Mark Laubach, Avi Kliger Broadcom

8B/10B Coding 64B/66B Coding

WAN Interface Sublayer (WIS) Update

Fast Ethernet and Gigabit Ethernet. Computer Networks: Fast and Gigabit Ethernet

HANIC 100G: Hardware accelerator for 100 Gbps network traffic monitoring

Optimizing Infrastructure Support For Storage Area Networks

PHY Interface For the PCI Express, SATA, and USB 3.0 Architectures Version 4.0

Explore Efficient Test Approaches for PCIe at 16GT/s Kalev Sepp Principal Engineer Tektronix, Inc

The 8-Fiber Solution for Today s Data Center

Fast Ethernet and Gigabit Ethernet. Networks: Fast Ethernet 1

VWIC 1MFT T1, VWIC 2MFT T1,

ROBO-N Base-T & 100Base-TX Ethernet Daughter Board. User's Manual

2.1 CAN Bit Structure The Nominal Bit Rate of the network is uniform throughout the network and is given by:

Designing a Card for 100 Gb/s Network Monitoring

Data Center Interconnect: Small Vendors Innovate, but Large Ones Are Catching Up

Dual-Link and 3G Overview

Aurora 8B/10B Protocol Specification. SP002 (v2.3) October 1, 2014

25 Gb/s Ethernet over a single lane for server interconnect Closing Plenary Report

PCI Express* Ethernet Networking

Storage in Database Systems. CMPSCI 445 Fall 2010

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010

76-77 GHz RF Transmitter Front-end for W-band Radar Applications

Choosing the best architecture for data protection in your Storage Area Network

The Top 5 Most Common Cloud Management Functions

Keysight Technologies Characterizing and Verifying Compliance of 100Gb Ethernet Components and Systems. Application Brief

CUTTING-EDGE SOLUTIONS FOR TODAY AND TOMORROW. Dell PowerEdge M-Series Blade Servers

10 Gigabit Ethernet MAC Core for Altera CPLDs. 1 Introduction. Product Brief Version February 2002

X2 LR Optical Transponder, 10Km Reach

Ring Span Bandwidth Management in RPR

APS Performance Testers APS Time Verification MP159x Network Performance Tester

Partner: Cisco Model: SX80 Device Type: Video Conference

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

Selecting the Optimum PCI Express Clock Source

What to do about Fiber Skew?

Atlas Event Logging Explanation

Microsoft SQL Server 2005 on Windows Server 2003

PROMAPP TECHNICAL INFORMATION

UCS M-Series Modular Servers

25G SMF Optics for Next Generation Enterprise / Campus / Data Centre Applications. Kohichi Tamura, Oclaro. Peter Jones, Cisco

Cisco Packet-over-T3/E3 Service Module

Fujitsu PRIMERGY Servers Portfolio

Storage Architectures. Ron Emerick, Oracle Corporation

Ajay Gummalla-July 2001

Maximizing Server Storage Performance with PCI Express and Serial Attached SCSI. Article for InfoStor November 2003 Paul Griffith Adaptec, Inc.

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

Universal Flash Storage: Mobilize Your Data

Chapter 2 - The TCP/IP and OSI Networking Models

Multi-Gigabit Interfaces for Communications/Datacomm

White Paper. An Overview of Next-Generation 100 and 40 Gigabit Ethernet Technologies

Revision of Lecture Eighteen

LatticeSC/Marvell Serial-GMII (SGMII) Physical Layer Interoperability

New WAN PHY Approach Proposals

CPRI Specification V6.0 ( )

Understanding Ethernet and Fibre Channel Standard-Based Test Patterns An explanation of IEEE and NCITS standard test patterns By Todd Rapposelli

WDM network management

A Presentation to help form consensus

PCI Express Impact on Storage Architectures and Future Data Centers. Ron Emerick, Oracle Corporation

The MTS-8000 Transport Module SDH, PDH, and Ethernet Test Module for the MTS-8000

EMC ACADEMIC ALLIANCE

10G CWDM Conversion Technology

Objective Considerations: Given Today s Data Center Environment

Transcription:

802.3bj FC Overview and Status 400Gb rchitecture Baseline Proposal (Update) RFT P802.3bs 400 Gb/s thernet Task Force January 2015 Pete nslow - Ciena John mbrosia ell ark Gustlin Xilinx dam Healey vago avid Law HP Gary Nicholl - Cisco ave Ofelt Juniper Steve Trowbridge - LU Page 1

What Needs to be Supported in the rchitecture? The coding needs of the electrical interface may vary independently from the interface The requirements for each interface can be different, both the FC, modulation and number of lanes can change over time for each interface We need a single high level architecture which can support the evolving requirements of the interfaces over time This does not mean it requires a complicated implementation edia ndependent interface needs to be specified to enable standardization of different PHYs today and future, unknown, PHYs tomorrow. We need an electrical interface between different devices, CU (C2C & C2) 802.3 supports two levels of implementers The system implementer The component implementer Page 2

Sublayer Functions (at a high level) Sublayer 10Gb 100Gb 400Gb (proposed) Framing, addressing, error detection Framing, addressing, error detection Framing, addressing, error detection xtender XGXS ( + function) N/ ( + FC function) Coding (X: 8B/10B, R: 64B/66B), lane distribution, Coding (64B/66B), lane distribution, FC FC, transcoding FC, transcoding, align and deskew Serialization, clock and data recovery uxing, clock and data recovery, HO Coding, lane distribution,, FC N/ uxing, clock and data recovery, HO?? Physical interface driver Physical interface driver Physical interface driver Note that there are variations with a single speed, not all are captured in this table Page 3

The 400Gb Basic Layer iagram But C edium To enable flexibility for future efforts, an extender sublayer for the C is desirable, but there is no physical instantiation of the C. From a standardization perspective, it can leverage a CU, which is a optional physical instantiation of the service interface Page 4

Block iagrams CG CG 64B/66B ncode Transcode X^58 Scramble nsertion FC ncoder * Symbol istribution (16 LNS) 64B/66B ecode Transcode X^58 escramble Removal FC ecoder Lane Reorder Lock and eskew nterface Tx Specific FC code is TB From gustlin_3bs_02_0115 nterface Rx Page 5

The following are the functions performed by the sublayer Provide appropriate multiplexing Provide appropriate modulation (P4 for instance if required) Provide per input-lane clock and data recovery Provide clock generation Provide signal drivers Optionally provide local loopback to/from the service interface Optionally provide remote loopback to/from the service interface Optionally provide test-pattern generation and detection Tolerate Skew Variation From gustlin_3bs_02_0115 Page 6

Comments on C lectrical nterface C C is the only media independent interface ifferent implementations or future PHYs may require changing FC, which would require a return to C (from a standardization perspective) The, as shown, is an extension of the C. This allows support for new / functionality below the extended C, if needed. The provides the coding / FC of the electrical interface, not the coding / FC of the PHY. Page 7

C xtender Functional Concept C Optional C xtender / C CX-n liminating term CX since electrical interface is CU. ( funct.)* (16:n) CU-n PHY { C (n:16) ( funct.)* C edium nitial Proposal Updated Proposal * Note - Same as (including FC) to be defined. Page 8

400Gb xample mplementations SC iscrete C odule Option #1 Option #2 Option #3 Option #4 z may be different for various interfaces cited for CU Page 9

Leveraging the Proposed rchitecture Option #1 Option #1 1 Option #1 Option #4 Option #3 Option #3 Page 10

Thanks! Page 11