Low- Cost Chip Microprobing



Similar documents
Reviving smart card analysis

ADVANCED IC REVERSE ENGINEERING TECHNIQUES: IN DEPTH ANALYSIS OF A MODERN SMART CARD. Olivier THOMAS Blackhat USA 2015

Side Channel Analysis and Embedded Systems Impact and Countermeasures

Smart Card Security How Can We Be So Sure?

Local Heating Attacks on Flash Memory Devices. Dr Sergei Skorobogatov

BadUSB On accessories that turn evil

PUF Physical Unclonable Functions

With respect to the way of data access we can classify memories as:

Data remanence in Flash Memory Devices

Chapter 13. PIC Family Microcontroller

8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Karsten Nohl University of Virginia. Henryk Plötz HU Berlin

Advances in Smartcard Security

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

S4000TH HART. HART Communication Manual

Objective. Testing Principle. Types of Testing. Characterization Test. Verification Testing. VLSI Design Verification and Testing.

Main Memory & Backing Store. Main memory backing storage devices

National CR16C Family On-Chip Emulation. Contents. Technical Notes V

Fairchild Solutions for 133MHz Buffered Memory Modules

On Security Evaluation Testing

Security & Chip Card ICs SLE 44R35S / Mifare

On a New Way to Read Data from Memory

Design Principles for Tamper-Resistant Smartcard Processors

Securing Host Operations with a Dedicated Cryptographic IC - CryptoCompanion

Sequential Logic: Clocks, Registers, etc.

BadUSB On accessories that turn evil

Security testing of hardware product

Reverse engineering hardware for software reversers: studying an encrypted external HDD

Automation System TROVIS 6400 TROVIS 6493 Compact Controller

CHANCES AND RISKS FOR SECURITY IN MULTICORE PROCESSORS

Design of an Insulin Pump. Purpose of an Insulin Pump:

Outline. Institute of Computer and Communication Network Engineering. Institute of Computer and Communication Network Engineering

DDR3 DIMM Slot Interposer

Penetration Testing Windows Vista TM BitLocker TM

Digital Image Formation. Storage Technology

ZigBee Technology Overview

Lecture-3 MEMORY: Development of Memory:

Secure Hardware PV018 Masaryk University Faculty of Informatics

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Joint Interpretation Library

R&D Access Touch 3.1 User Manual Version 1.00 Public 1 (13) User Manual. Access Touch 3.1

Today. Important From Last Time. Old Joke. Computer Security. Embedded Security. Trusted Computing Base

Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures

AN1837. Non-Volatile Memory Technology Overview By Stephen Ledford Non-Volatile Memory Technology Center Austin, Texas.

GSM-DL2 GSM auto dialer

Development of a Simple Sound Activated Burglar Alarm System

Software Hardware Binding with Quiddikey

How to design an insulin pump

Production Flash Programming Best Practices for Kinetis K- and L-series MCUs

Defending mobile phones. Karsten Nohl, Luca Melette,

CHAPTER 7: The CPU and Memory

Hardware Trojans Detection Methods Julien FRANCQ

The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.

Silicon Lab Bonn. Physikalisches Institut Universität Bonn. DEPFET Test System Test DESY

GSM HOME SECURITY SYSTEM

Documentation. M-Bus 130-mbx

PAC1 Door Access Controller

DESIGN OF SMS ENABLED CAR SECURITY SYSTEM

DRV8312-C2-KIT How to Run Guide

Programming Logic controllers

Chapter 2: Computer-System Structures. Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture

Nanotechnologies for the Integrated Circuits

Security+ Guide to Network Security Fundamentals, Third Edition. Chapter 2 Systems Threats and Risks

Tamper resistant devices

1 / 25. CS 137: File Systems. Persistent Solid-State Storage

ES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information

Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

Bluetooth in Automotive Applications Lars-Berno Fredriksson, KVASER AB

Memory unit. 2 k words. n bits per word

Computer Architecture

GSM Gate Opener GSM Remote Switch RTU5015 User Manual

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

Sharpen your document and data security HP Security solutions for imaging and printing

INSTALLATION GUIDE OWNER S GUIDE

WINDOWS PROCESSES AND SERVICES

INSTALLATION GUIDE. FCC ID NOTICE

USER MANUAL V5.0 ST100

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

What is a System on a Chip?

Installation Instructions. Wireless Adapter/Repeater. Introduction Rev C

Version Date Author Description Jpo First version Jpo FET output descriptions made clearer

Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ

Car Alarm Tracker Manual

Penetration Testing Service. By Comsec Information Security Consulting

Smartcards and RFID. IPA Security Course Lejla Batina & Erik Poll. Digital Security University of Nijmegen

Firmware security features in HP Compaq business notebooks

Operating Systems. Lecture 03. February 11, 2013

Security Principles. Related to. Handset Theft

Security Technology for Smartphones

GSM Gate Opener GSM Remote Switch RTU5015. User Manual. Ver 1.3 Date Issued: All rights reserved by King Pigeon Hi-Tech. Co., Ltd.

Digital Keypad Use s Manual

i ChatterBox! Motorcycle Security

SECURE IMPLEMENTATIONS OF CONTENT PROTECTION (DRM) SCHEMES ON CONSUMER ELECTRONIC DEVICES

Handout 17. by Dr Sheikh Sharif Iqbal. Memory Unit and Read Only Memories

Memory Basics. SRAM/DRAM Basics

Physical Attacks on Tamper Resistance: Progress and Lessons

Transcription:

Low- Cost Chip Microprobing Philipp Maier <dexter@srlabs.de> Karsten Nohl <nohl@srlabs.de> SRLabs Template v11

A few smart cards chips cover numerous security domains Security chip applica.ons Payment cards, electronic ID cards, access badges Trusted plalorm modules (TPM) Device and accessory idenoficaoon SIM cards, NFC secure elements Content protecoon Chip hacking mo.va.on Recent trend FuncOonality that users tradioonally circumvented or exposed in their devices moves into hardware: Usage restricoons DRM, Dongeling Secret protocols Devices are increasingly controlled by their manufac- turer, not their owner We need more wide- spread hardware analysis knowledge and cheaper tools to combat this trend 2

Reverse- engineering hardware funcoons requires specific tools Disassamler, decompiler Oscilloscope, logic analyzer Microscope, microposi-.oner (this talk s focus) 3

This talk introduces the methodology and tools of earlier (and hopefully future) works Reverse- engineer chip func.onality Read out memories Introductory Deep Silicon Analysis Starbug, Nohl 25C3, HAR 2009 This Talk Dexter, Nohl 29C3 Reviving Smart Card Analysis Tarnovsky, Nohl Camp 2011, BlackHat 2011 Advanced Mifare, Legic, DECT Reversing Starbug, Plötz, dedected *, Nohl 24C3, 26C3 Hacking the Smart Card Chip et al. Tarnovsky Various BlackHat, ToorCon * dedected team: Karsten Nohl, Andreas Schuler, Erik Tews, Ralf- Philipp Weinmann, Mathias Wenzel 4

Microprobing background Probing with simple tools Advanced probing techniques 5

Basic CPU principle: Current instrucoon decides which instrucoon gets loaded next Program memory: (EEP)ROM, Flash CPU Core Instruc.on latch For most instrucoons: Program counter ++ Data For flow- altering instrucoons (branches, jumps, returns): Register / memory Program counter Address 6

Probing and glitching with only two needles allows full memory read- out Alacker goal: Make the CPU go to all places in memory independent of security checks and other flow characterisocs. This alack is called Linear Code Extrac.on. Instruc.ons, data Instruc.ons latch CPU logic with program counter Memory address Alacker probes one bus bit at a Ome (first needle) Alack vector 2: Overwrite one bit that is set for all flow- altering instrucoon (works on ARM and a few other instrucoon sets) Clock Alack vector 1: Freeze the latch clock so that one instrucoon is executed indefinitely (second needle) 7

Microprobing background Probing with simple tools Advanced probing techniques 8

Basic probing setup Buffer Needle Chip target MicroposiOoner Moveable stage 9

Step 1: Decapsulate chip OpOon A Mechanically pry open package OpOon B Chemically etch into package 10

Step 2: Expose wires (1/2) OpOon A Scratching A microposiooner in combinaoon with hard needles can break the silicon oxide (aka glass) above metal tracks Works best for highest ( top ) metal layer on non- planarized chips 11

Step 2: Expose wires (2/2) OpOon B Lasering A laser shot through the microscope destroys chip structures to: Expose wires for probing - or- Cut wires to alter chip logic; i.e. permanently reset lock bit OpOmal for planarized chips and for working on top metal Takes pracoce to not destroy chips through shorong wires or inducing overvoltage Higher cost alternaove when compared to scratching but more reliable aser pracoce 12

Step 3: Find exploitable wires Most interesong chip structures: Security bits (fuses) Data buses Discover them: Reverse- engineer (HAR 09, Camp 11) Trial and error EPROM Addressing Fuses Fuse output Source: Chris Tarnovsky, Flylogic (fuse image) 13

Step 4: Connect to wires with probing needle 14

Some level of probing can even be done with simple opocal microscopes and few extra components Old opocal microscope 2.000 Micro- posiooner Drawback: Probe distance limited to 2mm Compare to 2cm w/ special probing microscope Stage 300 Measurement amplifier parts: 70 (design to be released under CC soon) parts: 50 15

Microprobing background Probing with simple tools Advanced probing techniques 16

Focused Ion Beams prepare small feature- size chips for probing Focus Ion Beam (FIB) operaoon mode 1: Cut into chip to expose structures FIB operaoon mode 2: Deposit material to allow probing connecovity to hidden/small wires Source: Chris Tarnovsky, Flylogic 17

ProtecOon meshes create addioonal complexity for FIB probing Protec.on meshes Tight metal trace on top layer hides criocal structures Mesh breach triggers alarm Source: Chris Tarnovsky, Flylogic 18

Meshes slow down alack, but do not prevent them Mesh circumven.on Either remove parts of mesh, then bridge/fix the mesh with FIB edits - or- Circumvent mesh alarm: If defense is bulk- erase of non- volaole memory: Cut off the programming pumps If chip it is logic reset: Exploit in the small Ome window before the reset triggers Source: Chris Tarnovsky, Flylogic 19

Arms race around front- side FIB alacks makes back- side alacks more alracove Invasive alacks and defenses have thus far concentrated on touching metal tracks on the chip The same criocal data can also be intercepted or manipulated at transistors, which are reachable from the other side of the chip Source: Oliver Kömmerling 20

Take aways Device funcoonality is increasingly hidden in hardware and needs to be freed Sosware can be extracted from chips using fuse overwrites or linear code extracoon Simple controllers can be alacked with cheap tools; smart cards require focused ion beams QuesOons? Philipp Maier <dexter@srlabs.de> Karsten Nohl <nohl@srlabs.de> 21