Performance Tuning of Computer Systems
|
|
- Rolf Haynes
- 7 years ago
- Views:
Transcription
1 Performance Tuning of Computer Systems Subhasis Banerjee (CARG, University of Ottawa) 1 / 30
2 Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 2 / 30
3 Profiling Understand What Computers Execute Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 3 / 30
4 Profiling Understand What Computers Execute What is Profiling? Profile = a set of data often in graphic form portraying the significant features of something (Merriam-Webster) Focus on dynamic execution (static program analysis is part of software engineering - Formal Method for software) Profiling reveals interaction between software and underlying machine architecture Indicates areas of improvement performance tuning (CARG, University of Ottawa) 4 / 30
5 Profiling Understand What Computers Execute How is Profiling Done? Software tools are used to collect profile data Tools are often supported by operating system Some popular profiling tools: gprof, oprofile, valgrind, pin Profile is collected during program execution dynamic profile Profile data analysis Performance Engineering (CARG, University of Ottawa) 5 / 30
6 Profiling Understand What Computers Execute Which Profile Data is Collected? Call graph profile in function level Call graph in Basic Block Memory performance Architectural events e.g., branch misprediction, exception, cache hit/miss Monitoring performance counters (CARG, University of Ottawa) 6 / 30
7 Profiling Program Profiling: Basic Concepts Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 7 / 30
8 Profiling Program Profiling: Basic Concepts Characterizing Programs: Basic Block Programs best viewed in architecture level in intermediate form e.g., in assembly language Basic Block (BB) is the section of code sequence which has one entry and one exit point BBs are used as building blocks in majority of program analysis tools and optimization policies Once a BB is hit all subsequent instructions are executed till it exits at the end of BB More general definition - a sequence of instructions where every instruction dominates all subsequent following instructions and no other instruction executes between two instructions in the sequence (CARG, University of Ottawa) 8 / 30
9 Profiling Program Profiling: Basic Concepts Algorithm to Identify BB Step 1. Identify the leaders (the first instruction of the basic block) in the code. Leaders are instructions which come under any of the following 3 categories: The first instruction The target of a conditional or an unconditional branch instruction The instruction that immediately follows a conditional or an unconditional branch instruction Step 2. Starting from a leader, the set of all following instructions until and not including the next leader is the basic block corresponding to the starting leader (CARG, University of Ottawa) 9 / 30
10 Profiling Program Profiling: Basic Concepts Programs in Terms of Directed Graph 1 Program is a directed graph with BBs as nodes 2 3 Edges are indicated by branch instructions (CARG, University of Ottawa) 10 / 30
11 Profiling Types of Profiler Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 11 / 30
12 Profiling Types of Profiler Profilers Call graph profiler: Shows the call times and frequency of functions/subroutines. Static or dynamic - depending on degree of accuracy required Dynamic graph can be built fully context sensitive, i.e, for each call of a subroutine graph includes a node with call stack large memory requirement Widely used in program analysis - Valgrind, gprof, codeviz, doxygen Drawback - slow execution, intrusive Event based profiler: Programming languages supports event based profiling (Java, Python, Ruby) Runtime provides various callback to profile agent Customizable in profile collection Drawback - slow execution, intrusive (CARG, University of Ottawa) 12 / 30
13 Profiling Types of Profiler Profilers Statistical Profiler: Usually sampling is done in hardware (program counter) OS interrupts samples the hardware counters Sampling is always lossy, not as accurate as others in collecting data Nearly as fast as the original execution Advantage - non-intrusive Although theoretically other software profilers provides accurate information statistical profiler has exhibited near accurate performance without any loss of execution speed, without modifying program characteristics Tools - AMD CodeAnalysit, Intel VTune, OProfile (open source), gprof, MIPS with JTAG interface Instrumenting Program: Instrument code in appropriate place to collect profile Different types of instrumentation - manual, compiler assisted, runtime instrumentation, binary translation gprof (works with instrumentation and sampling) using -pg option with compiler PIN uses runtime instrumentation ATOM (DEC Alpha processors with TRU 64 OS) uses binary translation (obsolete) (CARG, University of Ottawa) 13 / 30
14 Profiling Types of Profiler Simulation Profiler Simulators can be used for detail profiling - slow execution Simulation can be of different type: Trace driven simulator, execution driven simulator Some simulator can simulate cycle level: Data dependence analysis Simulation is done with smaller data input - realistic representation of actual data (CARG, University of Ottawa) 14 / 30
15 Using Profile Information Data Collection Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 15 / 30
16 Using Profile Information Data Collection How to Collect Meaningful Data What is useful data for a profiler? Trace: Collection of instructions and data at runtime, all dynamic instances Events: Architectural events e.g., cache miss, branch misprediction, page fault Counts: Architecture specific metrics e.g., number of instructions retired, number of hit/miss in cache, interrupts/exception Dataflow analysis: Instructions share data for computation - dataflow dependency ensures program order What to do with collected data? Analysis of bottleneck in program execution Identify the performance metric: Number of instruction retired in a given time? Power? If multithreaded program - is it adequately parallel? Suggest possible improvement: Automatically tune code? Hint to compiler to generate better code? Architectural support to eliminate/reduce performance bottleneck? (CARG, University of Ottawa) 16 / 30
17 Using Profile Information Case Studies Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 17 / 30
18 Using Profile Information Case Studies SPEC2000 Benchmark: Instruction Mix and Cache Profile kB 32kB 64kB Miss rate (%) bzip2 crafty gcc gzip mcf parser vortex 1 way 2 way 4 way 8 way 40 Miss rate (%) kB 32 kb 64kB 1 way 0 art equake mesa galgel mgrid 2 way 4 way 8 way (CARG, University of Ottawa) 18 / 30
19 Using Profile Information Case Studies SPEC2000 Benchmark: Branch and Power Profile 100 combined gshare bimodal gzip bzip2 crafty gcc mcf parser Percentage of branch prediction accuracy perlbmk twolf vortex 100 combined gshare bimodal Percentage of branch prediction accuracy ammp applu art equake facerec galgel mesa mgrid swim (CARG, University of Ottawa) 19 / 30
20 Profile Directed Optimization Software Optimization Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 20 / 30
21 Profile Directed Optimization Software Optimization Hot Spot Detection Detection of program hot spots: Program exhibits temporal locality Detect collection of basic blocks which are frequently executed Detection mechanism can be improved by hardware support ([1]) Focus on the code section representing hot spot Modify hot spot code section aggressively (loop unrolling, instruction fusion, prefetching) (CARG, University of Ottawa) 21 / 30
22 Profile Directed Optimization Software Optimization Profile Guided Optimization in Java Java Virtual Machines (JVM) employ optimizing compiler Profile information is collected at the time of program execution ([2]) (CARG, University of Ottawa) 22 / 30
23 Profile Directed Optimization Hardware Optimization Outline 1 Profiling Understand What Computers Execute Program Profiling: Basic Concepts Types of Profiler 2 Using Profile Information Data Collection Case Studies 3 Profile Directed Optimization Software Optimization Hardware Optimization 4 Summary (CARG, University of Ottawa) 23 / 30
24 Profile Directed Optimization Hardware Optimization Microarchitecture Optimization One architecture never fits all Profiling is the key to characterize program behavior and adapt architecture Architecture reconfiguration is often done with feedback obtained from program profile Runtime configuration is challenging due to several constraint in dynamic profiles: profile overhead, storing time sensitive data (CARG, University of Ottawa) 24 / 30
25 Profile Directed Optimization Hardware Optimization Trace Cache Design Traces are sequence of decoded instructions with operand and data Trace cache is an instruction cache which stores sequences of basic blocks with decoded instructions and operands with set of branch predictions A hit is registered if all branch outcomes are true - decoding of instructions is omitted Optimization: Traces can be selectively stored depending of the frequency of execution of a given trace (CARG, University of Ottawa) 25 / 30
26 Profile Directed Optimization Hardware Optimization Power Optimization: Adaptive Issue Queue Design Issue queue is one of the power hungry resource Size of issue queue can be selectively enabled / disabled depending on available parallelism in the code section A profiler can indicate degree of parallelism in the code section (CARG, University of Ottawa) 26 / 30
27 Summary Summary Software and hardware optimizations are primarily guided by profiling information Future architecture trend: many simple on on one chip requires scalable solution to extract thread / process level parallelism from program Profiler will play important role in defining model of tuning compiler and architecture Hardware support extends the capability of compiler to generate efficient code Autotuner: Traditional compiler may be replaced by feedback driven autotuner. (CARG, University of Ottawa) 27 / 30
28 Appendix References M. C. Martin, C. George, J. Gyllenhaal, and W. Hwu, A hardware driven profiling scheme for identifying program hot spots to support runtime optimization, Proc. of the Intl. Symp. on Computer Architecture, M. Arnold, M. Hind, and B. G. Ryder, Online feedback-directed optimization of java, in OOPSLA 02: Proceedings of the 17th ACM SIGPLAN conference on Object-oriented programming, systems, languages, and applications, 2002, pp (CARG, University of Ottawa) 28 / 30
29 Appendix References THANK YOU QUESTIONS? (CARG, University of Ottawa) 29 / 30
30 Appendix References BACKUP SLIDES (CARG, University of Ottawa) 30 / 30
Intel Pentium 4 Processor on 90nm Technology
Intel Pentium 4 Processor on 90nm Technology Ronak Singhal August 24, 2004 Hot Chips 16 1 1 Agenda Netburst Microarchitecture Review Microarchitecture Features Hyper-Threading Technology SSE3 Intel Extended
More informationUnified Architectural Support for Soft-Error Protection or Software Bug Detection
Unified Architectural Support for Soft-Error Protection or Software Bug Detection Martin Dimitrov and Huiyang Zhou School of Electrical Engineering and Computer Science Motivation It is a great challenge
More informationCode Coverage Testing Using Hardware Performance Monitoring Support
Code Coverage Testing Using Hardware Performance Monitoring Support Alex Shye Matthew Iyer Vijay Janapa Reddi Daniel A. Connors Department of Electrical and Computer Engineering University of Colorado
More informationWiggins/Redstone: An On-line Program Specializer
Wiggins/Redstone: An On-line Program Specializer Dean Deaver Rick Gorton Norm Rubin {dean.deaver,rick.gorton,norm.rubin}@compaq.com Hot Chips 11 Wiggins/Redstone 1 W/R is a Software System That: u Makes
More informationMore on Pipelining and Pipelines in Real Machines CS 333 Fall 2006 Main Ideas Data Hazards RAW WAR WAW More pipeline stall reduction techniques Branch prediction» static» dynamic bimodal branch prediction
More informationA Predictive Model for Dynamic Microarchitectural Adaptivity Control
A Predictive Model for Dynamic Microarchitectural Adaptivity Control Christophe Dubach, Timothy M. Jones Members of HiPEAC University of Edinburgh Edwin V. Bonilla NICTA & Australian National University
More informationAn Event-Driven Multithreaded Dynamic Optimization Framework
In Proceedings of the International Conference on Parallel Architectures and Compilation Techniques (PACT), Sept. 2005. An Event-Driven Multithreaded Dynamic Optimization Framework Weifeng Zhang Brad Calder
More informationAnalysis of Memory Sensitive SPEC CPU2006 Integer Benchmarks for Big Data Benchmarking
Analysis of Memory Sensitive SPEC CPU2006 Integer Benchmarks for Big Data Benchmarking Kathlene Hurt and Eugene John Department of Electrical and Computer Engineering University of Texas at San Antonio
More informationScheduling on Heterogeneous Multicore Processors Using Architectural Signatures
Scheduling on Heterogeneous Multicore Processors Using Architectural Signatures Daniel Shelepov School of Computing Science Simon Fraser University Vancouver, Canada dsa5@cs.sfu.ca Alexandra Fedorova School
More informationOn the Importance of Thread Placement on Multicore Architectures
On the Importance of Thread Placement on Multicore Architectures HPCLatAm 2011 Keynote Cordoba, Argentina August 31, 2011 Tobias Klug Motivation: Many possibilities can lead to non-deterministic runtimes...
More informationAnalyis of Path Profiling Information Generated with Performance Monitoring Hardware
Analyis of Path Profiling Information Generated with Performance Monitoring Hardware Alex Shye Matthew Iyer Tipp Moseley David Hodgdon Dan Fay Vijay Janapa Reddi Daniel A. Connors Department of Electrical
More informationUnderstanding the Impact of Inter-Thread Cache Interference on ILP in Modern SMT Processors
Journal of Instruction-Level Parallelism 7 (25) 1-28 Submitted 2/25; published 6/25 Understanding the Impact of Inter-Thread Cache Interference on ILP in Modern SMT Processors Joshua Kihm Alex Settle Andrew
More informationPrecise and Accurate Processor Simulation
Precise and Accurate Processor Simulation Harold Cain, Kevin Lepak, Brandon Schwartz, and Mikko H. Lipasti University of Wisconsin Madison http://www.ece.wisc.edu/~pharm Performance Modeling Analytical
More informationBasics of VTune Performance Analyzer. Intel Software College. Objectives. VTune Performance Analyzer. Agenda
Objectives At the completion of this module, you will be able to: Understand the intended purpose and usage models supported by the VTune Performance Analyzer. Identify hotspots by drilling down through
More informationTHeME: A System for Testing by Hardware Monitoring Events
THeME: A System for Testing by Hardware Monitoring Events Kristen Walcott-Justice University of Virginia Charlottesville, VA USA walcott@cs.virginia.edu Jason Mars University of Virginia Charlottesville,
More informationOperating System Impact on SMT Architecture
Operating System Impact on SMT Architecture The work published in An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture, Josh Redstone et al., in Proceedings of the 9th
More informationRuntime Hardware Reconfiguration using Machine Learning
Runtime Hardware Reconfiguration using Machine Learning Tanmay Gangwani University of Illinois, Urbana-Champaign gangwan2@illinois.edu Abstract Tailoring the machine hardware to varying needs of the software
More informationEE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May 2000. ILP Execution
EE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May 2000 Lecture #11: Wednesday, 3 May 2000 Lecturer: Ben Serebrin Scribe: Dean Liu ILP Execution
More informationInstruction Set Architecture (ISA)
Instruction Set Architecture (ISA) * Instruction set architecture of a machine fills the semantic gap between the user and the machine. * ISA serves as the starting point for the design of a new machine
More informationA Methodology for Developing Simple and Robust Power Models Using Performance Monitoring Events
A Methodology for Developing Simple and Robust Power Models Using Performance Monitoring Events Kishore Kumar Pusukuri UC Riverside kishore@cs.ucr.edu David Vengerov Sun Microsystems Laboratories david.vengerov@sun.com
More informationCategories and Subject Descriptors C.1.1 [Processor Architecture]: Single Data Stream Architectures. General Terms Performance, Design.
Enhancing Memory Level Parallelism via Recovery-Free Value Prediction Huiyang Zhou Thomas M. Conte Department of Electrical and Computer Engineering North Carolina State University 1-919-513-2014 {hzhou,
More informationPART IV Performance oriented design, Performance testing, Performance tuning & Performance solutions. Outline. Performance oriented design
PART IV Performance oriented design, Performance testing, Performance tuning & Performance solutions Slide 1 Outline Principles for performance oriented design Performance testing Performance tuning General
More informationScalable Distributed Register File
Scalable Distributed Register File Ruben Gonzalez, Adrian Cristal, Miquel Pericàs, Alex Veidenbaum and Mateo Valero Computer Architecture Department Technical University of Catalonia (UPC), Barcelona,
More informationThe Use of Traces for Inlining in Java Programs
The Use of Traces for Inlining in Java Programs Borys J. Bradel and Tarek S. Abdelrahman Edward S. Rogers Sr. Department of Electrical and Computer Engineering University of Toronto, Toronto, Ontario,
More informationImpact of Java Application Server Evolution on Computer System Performance
Impact of Java Application Server Evolution on Computer System Performance Peng-fei Chuang, Celal Ozturk, Khun Ban, Huijun Yan, Kingsum Chow, Resit Sendag Intel Corporation; {peng-fei.chuang, khun.ban,
More informationCompiler-Assisted Binary Parsing
Compiler-Assisted Binary Parsing Tugrul Ince tugrul@cs.umd.edu PD Week 2012 26 27 March 2012 Parsing Binary Files Binary analysis is common for o Performance modeling o Computer security o Maintenance
More informationİSTANBUL AYDIN UNIVERSITY
İSTANBUL AYDIN UNIVERSITY FACULTY OF ENGİNEERİNG SOFTWARE ENGINEERING THE PROJECT OF THE INSTRUCTION SET COMPUTER ORGANIZATION GÖZDE ARAS B1205.090015 Instructor: Prof. Dr. HASAN HÜSEYİN BALIK DECEMBER
More informationCarlos Villavieja, Nacho Navarro {cvillavi,nacho}@ac.upc.edu. Arati Baliga, Liviu Iftode {aratib,liviu}@cs.rutgers.edu
Continuous Monitoring using MultiCores Carlos Villavieja, Nacho Navarro {cvillavi,nacho}@ac.upc.edu Arati Baliga, Liviu Iftode {aratib,liviu}@cs.rutgers.edu Motivation Intrusion detection Intruder gets
More informationComputer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.
Computer Architecture Lecture 2: Instruction Set Principles (Appendix A) Chih Wei Liu 劉 志 尉 National Chiao Tung University cwliu@twins.ee.nctu.edu.tw Review Computers in mid 50 s Hardware was expensive
More informationMICRO-ARCHITECTURAL TEMPERATURE MODELING USING PERFORMANCE COUNTERS. A Thesis in STS 402. Presented to
MICRO-ARCHITECTURAL TEMPERATURE MODELING USING PERFORMANCE COUNTERS A Thesis in STS 402 Presented to The Faculty of the School of Engineering and Applied Science University of Virginia In Partial Fulfillment
More informationSequential Performance Analysis with Callgrind and KCachegrind
Sequential Performance Analysis with Callgrind and KCachegrind 4 th Parallel Tools Workshop, HLRS, Stuttgart, September 7/8, 2010 Josef Weidendorfer Lehrstuhl für Rechnertechnik und Rechnerorganisation
More informationLong-term Workload Phases: Duration Predictions and Applications to DVFS
Long-term Workload Phases: Duration Predictions and Applications to DVFS Canturk Isci, Margaret Martonosi and Alper Buyuktosunoglu Department of Electrical Engineering IBM T.J. Watson Research Center Princeton
More informationInterpreters and virtual machines. Interpreters. Interpreters. Why interpreters? Tree-based interpreters. Text-based interpreters
Interpreters and virtual machines Michel Schinz 2007 03 23 Interpreters Interpreters Why interpreters? An interpreter is a program that executes another program, represented as some kind of data-structure.
More informationPerformance Analysis and Optimization Tool
Performance Analysis and Optimization Tool Andres S. CHARIF-RUBIAL andres.charif@uvsq.fr Performance Analysis Team, University of Versailles http://www.maqao.org Introduction Performance Analysis Develop
More informationOperating Systems. Virtual Memory
Operating Systems Virtual Memory Virtual Memory Topics. Memory Hierarchy. Why Virtual Memory. Virtual Memory Issues. Virtual Memory Solutions. Locality of Reference. Virtual Memory with Segmentation. Page
More informationOpenMP in Multicore Architectures
OpenMP in Multicore Architectures Venkatesan Packirisamy, Harish Barathvajasankar Abstract OpenMP is an API (application program interface) used to explicitly direct multi-threaded, shared memory parallelism.
More informationAdvanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
More informationLecture 3: Evaluating Computer Architectures. Software & Hardware: The Virtuous Cycle?
Lecture 3: Evaluating Computer Architectures Announcements - Reminder: Homework 1 due Thursday 2/2 Last Time technology back ground Computer elements Circuits and timing Virtuous cycle of the past and
More informationImproving the performance of data servers on multicore architectures. Fabien Gaud
Improving the performance of data servers on multicore architectures Fabien Gaud Grenoble University Advisors: Jean-Bernard Stefani, Renaud Lachaize and Vivien Quéma Sardes (INRIA/LIG) December 2, 2010
More informationINSTRUCTION LEVEL PARALLELISM PART VII: REORDER BUFFER
Course on: Advanced Computer Architectures INSTRUCTION LEVEL PARALLELISM PART VII: REORDER BUFFER Prof. Cristina Silvano Politecnico di Milano cristina.silvano@polimi.it Prof. Silvano, Politecnico di Milano
More informationInstruction Set Design
Instruction Set Design Instruction Set Architecture: to what purpose? ISA provides the level of abstraction between the software and the hardware One of the most important abstraction in CS It s narrow,
More informationPerformance Characterization of SPEC CPU2006 Integer Benchmarks on x86-64 64 Architecture
Performance Characterization of SPEC CPU2006 Integer Benchmarks on x86-64 64 Architecture Dong Ye David Kaeli Northeastern University Joydeep Ray Christophe Harle AMD Inc. IISWC 2006 1 Outline Motivation
More informationVisualization Enables the Programmer to Reduce Cache Misses
Visualization Enables the Programmer to Reduce Cache Misses Kristof Beyls and Erik H. D Hollander and Yijun Yu Electronics and Information Systems Ghent University Sint-Pietersnieuwstraat 41, Gent, Belgium
More informationDACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs. Presenter: Bo Zhang Yulin Shi
DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs Presenter: Bo Zhang Yulin Shi Outline Motivation & Goal Solution - DACOTA overview Technical Insights Experimental Evaluation
More informationMAQAO Performance Analysis and Optimization Tool
MAQAO Performance Analysis and Optimization Tool Andres S. CHARIF-RUBIAL andres.charif@uvsq.fr Performance Evaluation Team, University of Versailles S-Q-Y http://www.maqao.org VI-HPS 18 th Grenoble 18/22
More informationMultiprogramming Performance of the Pentium 4 with Hyper-Threading
In the Third Annual Workshop on Duplicating, Deconstructing and Debunking (WDDD2004) held at ISCA 04. pp 53 62 Multiprogramming Performance of the Pentium 4 with Hyper-Threading James R. Bulpin and Ian
More informationEnterprise Applications
Enterprise Applications Chi Ho Yue Sorav Bansal Shivnath Babu Amin Firoozshahian EE392C Emerging Applications Study Spring 2003 Functionality Online Transaction Processing (OLTP) Users/apps interacting
More informationPerformance Analysis of Web based Applications on Single and Multi Core Servers
Performance Analysis of Web based Applications on Single and Multi Core Servers Gitika Khare, Diptikant Pathy, Alpana Rajan, Alok Jain, Anil Rawat Raja Ramanna Centre for Advanced Technology Department
More informationPerformance Comparison of RTOS
Performance Comparison of RTOS Shahmil Merchant, Kalpen Dedhia Dept Of Computer Science. Columbia University Abstract: Embedded systems are becoming an integral part of commercial products today. Mobile
More informationIntroducing the IBM Software Development Kit for PowerLinux
Introducing the IBM Software Development Kit for PowerLinux Wainer S. Moschetta IBM, PowerLinux SDK Team Leader wainersm@br.ibm.com 1 2009 IBM Acknowledgments The information in this presentation was created
More informationReducing Dynamic Compilation Latency
LLVM 12 - European Conference, London Reducing Dynamic Compilation Latency Igor Böhm Processor Automated Synthesis by iterative Analysis The University of Edinburgh LLVM 12 - European Conference, London
More informationMulti-core Programming System Overview
Multi-core Programming System Overview Based on slides from Intel Software College and Multi-Core Programming increasing performance through software multi-threading by Shameem Akhter and Jason Roberts,
More informationA Runtime Profiler: Toward Virtualization of Polymorphic Computing Platforms
A Runtime Profiler: Toward Virtualization of Polymorphic Computing Platforms Hamid Mushtaq, Mojtaba Sabeghi, Koen Bertels Computer Engineering Laboratory Delft University of Technology Delft, the Netherlands
More informationTDT 4260 lecture 11 spring semester 2013. Interconnection network continued
1 TDT 4260 lecture 11 spring semester 2013 Lasse Natvig, The CARD group Dept. of computer & information science NTNU 2 Lecture overview Interconnection network continued Routing Switch microarchitecture
More information02 B The Java Virtual Machine
02 B The Java Virtual Machine CS1102S: Data Structures and Algorithms Martin Henz January 22, 2010 Generated on Friday 22 nd January, 2010, 09:46 CS1102S: Data Structures and Algorithms 02 B The Java Virtual
More informationHardware performance monitoring. Zoltán Majó
Hardware performance monitoring Zoltán Majó 1 Question Did you take any of these lectures: Computer Architecture and System Programming How to Write Fast Numerical Code Design of Parallel and High Performance
More informationA Brief Survery of Linux Performance Engineering. Philip J. Mucci University of Tennessee, Knoxville mucci@pdc.kth.se
A Brief Survery of Linux Performance Engineering Philip J. Mucci University of Tennessee, Knoxville mucci@pdc.kth.se Overview On chip Hardware Performance Counters Linux Performance Counter Infrastructure
More informationScalability evaluation of barrier algorithms for OpenMP
Scalability evaluation of barrier algorithms for OpenMP Ramachandra Nanjegowda, Oscar Hernandez, Barbara Chapman and Haoqiang H. Jin High Performance Computing and Tools Group (HPCTools) Computer Science
More informationAutomatic Logging of Operating System Effects to Guide Application-Level Architecture Simulation
Automatic Logging of Operating System Effects to Guide Application-Level Architecture Simulation Satish Narayanasamy, Cristiano Pereira, Harish Patil, Robert Cohn, and Brad Calder Computer Science and
More informationThe Impact of Memory Subsystem Resource Sharing on Datacenter Applications. Lingia Tang Jason Mars Neil Vachharajani Robert Hundt Mary Lou Soffa
The Impact of Memory Subsystem Resource Sharing on Datacenter Applications Lingia Tang Jason Mars Neil Vachharajani Robert Hundt Mary Lou Soffa Introduction Problem Recent studies into the effects of memory
More informationAdministration. Instruction scheduling. Modern processors. Examples. Simplified architecture model. CS 412 Introduction to Compilers
CS 4 Introduction to Compilers ndrew Myers Cornell University dministration Prelim tomorrow evening No class Wednesday P due in days Optional reading: Muchnick 7 Lecture : Instruction scheduling pr 0 Modern
More informationSequential Performance Analysis with Callgrind and KCachegrind
Sequential Performance Analysis with Callgrind and KCachegrind 2 nd Parallel Tools Workshop, HLRS, Stuttgart, July 7/8, 2008 Josef Weidendorfer Lehrstuhl für Rechnertechnik und Rechnerorganisation Institut
More informationCombining Software and Hardware Monitoring for Improved Power and Performance Tuning
Combining Software and Hardware Monitoring for Improved Power and Performance Tuning Eric Chi, A. Michael Salem, R. Iris Bahar Brown University, Division of Engineering Providence, RI 091 Richard Weiss
More informationVLIW Processors. VLIW Processors
1 VLIW Processors VLIW ( very long instruction word ) processors instructions are scheduled by the compiler a fixed number of operations are formatted as one big instruction (called a bundle) usually LIW
More informationEnd-user Tools for Application Performance Analysis Using Hardware Counters
1 End-user Tools for Application Performance Analysis Using Hardware Counters K. London, J. Dongarra, S. Moore, P. Mucci, K. Seymour, T. Spencer Abstract One purpose of the end-user tools described in
More informationPOWER8 Performance Analysis
POWER8 Performance Analysis Satish Kumar Sadasivam Senior Performance Engineer, Master Inventor IBM Systems and Technology Labs satsadas@in.ibm.com #OpenPOWERSummit Join the conversation at #OpenPOWERSummit
More informationPerformance analysis with Periscope
Performance analysis with Periscope M. Gerndt, V. Petkov, Y. Oleynik, S. Benedict Technische Universität München September 2010 Outline Motivation Periscope architecture Periscope performance analysis
More informationReal-Time Monitoring Framework for Parallel Processes
International Journal of scientific research and management (IJSRM) Volume 3 Issue 6 Pages 3134-3138 2015 \ Website: www.ijsrm.in ISSN (e): 2321-3418 Real-Time Monitoring Framework for Parallel Processes
More informationDISCOVERING AND EXPLOITING PROGRAM PHASES
DISCOVERING AND EXPLOITING PROGRAM PHASES IN A SINGLE SECOND, A MODERN PROCESSOR CAN EXECUTE BILLIONS OF INSTRUCTIONS AND A PROGRAM S BEHAVIOR CAN CHANGE MANY TIMES. SOME PROGRAMS CHANGE BEHAVIOR DRASTICALLY,
More informationReconfigurable Architecture Requirements for Co-Designed Virtual Machines
Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada ken@unb.ca Micaela Serra
More informationEffective Use of Performance Monitoring Counters for Run-Time Prediction of Power
Effective Use of Performance Monitoring Counters for Run-Time Prediction of Power W. L. Bircher, J. Law, M. Valluri, and L. K. John Laboratory for Computer Architecture Department of Electrical and Computer
More informationAn OS-oriented performance monitoring tool for multicore systems
An OS-oriented performance monitoring tool for multicore systems J.C. Sáez, J. Casas, A. Serrano, R. Rodríguez-Rodríguez, F. Castro, D. Chaver, M. Prieto-Matias Department of Computer Architecture Complutense
More informationTHE BASICS OF PERFORMANCE- MONITORING HARDWARE
THE BASICS OF PERFORMANCE- MONITORING HARDWARE PERFORMANCE-MONITORING FEATURES PROVIDE DATA THAT DESCRIBE HOW AN APPLICATION AND THE OPERATING SYSTEM ARE PERFORMING ON THE PROCESSOR. THIS INFORMATION CAN
More informationSoftware Performance and Scalability
Software Performance and Scalability A Quantitative Approach Henry H. Liu ^ IEEE )computer society WILEY A JOHN WILEY & SONS, INC., PUBLICATION Contents PREFACE ACKNOWLEDGMENTS xv xxi Introduction 1 Performance
More informationSolution: start more than one instruction in the same clock cycle CPI < 1 (or IPC > 1, Instructions per Cycle) Two approaches:
Multiple-Issue Processors Pipelining can achieve CPI close to 1 Mechanisms for handling hazards Static or dynamic scheduling Static or dynamic branch handling Increase in transistor counts (Moore s Law):
More informationDelivering Quality in Software Performance and Scalability Testing
Delivering Quality in Software Performance and Scalability Testing Abstract Khun Ban, Robert Scott, Kingsum Chow, and Huijun Yan Software and Services Group, Intel Corporation {khun.ban, robert.l.scott,
More informationMONITORING power consumption of a microprocessor
IEEE TRANSACTIONS ON CIRCUIT AND SYSTEMS-II, VOL. X, NO. Y, JANUARY XXXX 1 A Study on the use of Performance Counters to Estimate Power in Microprocessors Rance Rodrigues, Member, IEEE, Arunachalam Annamalai,
More informationChapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
More informationUsing Power to Improve C Programming Education
Using Power to Improve C Programming Education Jonas Skeppstedt Department of Computer Science Lund University Lund, Sweden jonas.skeppstedt@cs.lth.se jonasskeppstedt.net jonasskeppstedt.net jonas.skeppstedt@cs.lth.se
More informationJonathan Worthington Scarborough Linux User Group
Jonathan Worthington Scarborough Linux User Group Introduction What does a Virtual Machine do? Hides away the details of the hardware platform and operating system. Defines a common set of instructions.
More informationMassimo Bernaschi Istituto Applicazioni del Calcolo Consiglio Nazionale delle Ricerche. massimo.bernaschi@cnr.it
Massimo Bernaschi Istituto Applicazioni del Calcolo Consiglio Nazionale delle Ricerche massimo.bernaschi@cnr.it Performance There are two main measurements of performance. Execution time is what we ll
More informationFrances: A Tool For Understanding Code Generation
Frances: A Tool For Understanding Code Generation Tyler Sondag Dept. of Computer Science Iowa State University 226 Atanasoff Hall Ames, IA 50014 sondag@cs.iastate.edu Kian L. Pokorny Division of Computing
More informationObject Instance Profiling
Object Instance Profiling Lubomír Bulej 1,2, Lukáš Marek 1, Petr Tůma 1 Technical report No. 2009/7, November 2009 Version 1.0, November 2009 1 Distributed Systems Research Group, Department of Software
More informationPractical Performance Understanding the Performance of Your Application
Neil Masson IBM Java Service Technical Lead 25 th September 2012 Practical Performance Understanding the Performance of Your Application 1 WebSphere User Group: Practical Performance Understand the Performance
More informationAnalysis of Compression Algorithms for Program Data
Analysis of Compression Algorithms for Program Data Matthew Simpson, Clemson University with Dr. Rajeev Barua and Surupa Biswas, University of Maryland 12 August 3 Abstract Insufficient available memory
More informationData Structure Oriented Monitoring for OpenMP Programs
A Data Structure Oriented Monitoring Environment for Fortran OpenMP Programs Edmond Kereku, Tianchao Li, Michael Gerndt, and Josef Weidendorfer Institut für Informatik, Technische Universität München,
More informationIntel Application Software Development Tool Suite 2.2 for Intel Atom processor. In-Depth
Application Software Development Tool Suite 2.2 for Atom processor In-Depth Contents Application Software Development Tool Suite 2.2 for Atom processor............................... 3 Features and Benefits...................................
More informationInstruction Isomorphism in Program Execution
Journal of Instruction-Level Parallelism 5 (03) 1-22 Submitted 9/03; published 11/03 Instruction Isomorphism in Program Execution Yiannakis Sazeides Department of Computer Science University of Cyprus
More informationComputer Science 146/246 Homework #3
Computer Science 146/246 Homework #3 Due 11:59 P.M. Sunday, April 12th, 2015 We played with a Pin-based cache simulator for Homework 2. This homework will prepare you to setup and run a detailed microarchitecture-level
More informationRUNAHEAD EXECUTION: AN EFFECTIVE ALTERNATIVE TO LARGE INSTRUCTION WINDOWS
RUNAHEAD EXECUTION: AN EFFECTIVE ALTERNATIVE TO LARGE INSTRUCTION WINDOWS AN INSTRUCTION WINDOW THAT CAN TOLERATE LATENCIES TO DRAM MEMORY IS PROHIBITIVELY COMPLEX AND POWER HUNGRY. TO AVOID HAVING TO
More informationwhat operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?
Inside the CPU how does the CPU work? what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored? some short, boring programs to illustrate the
More informationA Lab Course on Computer Architecture
A Lab Course on Computer Architecture Pedro López José Duato Depto. de Informática de Sistemas y Computadores Facultad de Informática Universidad Politécnica de Valencia Camino de Vera s/n, 46071 - Valencia,
More informationCourse Development of Programming for General-Purpose Multicore Processors
Course Development of Programming for General-Purpose Multicore Processors Wei Zhang Department of Electrical and Computer Engineering Virginia Commonwealth University Richmond, VA 23284 wzhang4@vcu.edu
More informationSearch Strategies for Automatic Performance Analysis Tools
Search Strategies for Automatic Performance Analysis Tools Michael Gerndt and Edmond Kereku Technische Universität München, Fakultät für Informatik I10, Boltzmannstr.3, 85748 Garching, Germany gerndt@in.tum.de
More informationGary Frost AMD Java Labs gary.frost@amd.com
Analyzing Java Performance Using Hardware Performance Counters Gary Frost AMD Java Labs gary.frost@amd.com 2008 by AMD; made available under the EPL v1.0 2 Agenda AMD Java Labs Hardware Performance Counters
More informationSeptember 25, 2007. Maya Gokhale Georgia Institute of Technology
NAND Flash Storage for High Performance Computing Craig Ulmer cdulmer@sandia.gov September 25, 2007 Craig Ulmer Maya Gokhale Greg Diamos Michael Rewak SNL/CA, LLNL Georgia Institute of Technology University
More informationHow To Trace
CS510 Software Engineering Dynamic Program Analysis Asst. Prof. Mathias Payer Department of Computer Science Purdue University TA: Scott A. Carr Slides inspired by Xiangyu Zhang http://nebelwelt.net/teaching/15-cs510-se
More informationMulti-Threading Performance on Commodity Multi-Core Processors
Multi-Threading Performance on Commodity Multi-Core Processors Jie Chen and William Watson III Scientific Computing Group Jefferson Lab 12000 Jefferson Ave. Newport News, VA 23606 Organization Introduction
More informationfind model parameters, to validate models, and to develop inputs for models. c 1994 Raj Jain 7.1
Monitors Monitor: A tool used to observe the activities on a system. Usage: A system programmer may use a monitor to improve software performance. Find frequently used segments of the software. A systems
More information