Doug Carmean Principal Architect Intel Architecture Group
|
|
|
- Shonda Evans
- 7 years ago
- Views:
Transcription
1 Inside the Pentium 4 Processor Micro-architecture Next Generation IA-32 Micro-architecture Doug Carmean Principal Architect Architecture Group August 24, 2000 Copyright 2000 Corporation. Labs
2 Agenda IA-32 Processor Roadmap Design Goals Frequency Instructions Per Cycle Summary Copyright 2000 Corporation.
3 Pentium 4 Processor NetBurst Micro-Architecture Performance P6 Micro-Architecture P5 Micro-Architecture Today 486 Micro-architecture Copyright 2000 Corporation. Time
4 Pentium 4 Processor Design Goals Deliver world class performance across both existing and emerging applications Deliver performance headroom and scalability for the future Micro-architecture that that will will Drive Performance Leadership for for the the Next Several Years Copyright 2000 Corporation.
5 NetBurst Micro-architecture 400 MHz System Bus Advanced Dynamic Execution Rapid Execution Engine Advanced Transfer Cache Hyper Pipelined Technology Streaming SIMD Extensions 2 Copyright 2000 Corporation. Execution Trace Cache Enhanced Floating Point / Multi-Media Media
6 Pentium 4 Processor Block Diagram 3.2 GB/s System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ucode ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Store Load FP move FP store FMul FAdd MMX SSE L1 D D-Cache and D D-TLB
7 3.2 GB/s System Interface Pentium 4 Processor Block Diagram BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ucode ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Store Load FP move FP store FMul FAdd MMX SSE L1 D D-Cache and D D-TLB
8 CPU Architecture 101 Delivered Performance = Frequency * Instructions Per Cycle Frequency Copyright 2000 Corporation.
9 Frequency What limits frequency? Process technology Microarchitecture On a given process technology Fewer gates per pipeline stage will deliver higher frequency Frequency is is driven by Micro-architecture Copyright 2000 Corporation.
10 Netburst TM Micro-architecture Pipeline vs P Fetch Fetch Decode Basic P6 Pipeline Decode Decode Rename Intro at 733MHz.18µ ROB Rd Rdy/ Dispatch Exec Basic Pentium 4 Processor Pipeline TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Intro at 1.4GHz Ex.18µ Flgs Br Ck Drive Hyper pipelined Technology enables industry leading performance and clock rate Copyright 2000 Corporation.
11 Hyper Pipelined Technology 20 Frequency Today 1.4GHz Netburst Micro- Architecture 1.13GHz 10 P6 Micro-Architecture 166MHz 60MHz Introduction Copyright 2000 Corporation. Time 233MHz 5 P5 Micro-Architecture
12 Hyper pipelined Technology TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive TC Nxt IP: Trace cache next instruction pointer Pointer from the BTB, indicating location of next instruction. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
13 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive TC Fetch: Trace cache fetch Read the decoded instructions (uops) out of the Execution Trace Cache Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
14 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Drive: Wire delay Drive the uops to the allocator Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
15 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Alloc: Allocate Allocate resources required for execution. The resources include Load buffers, Store buffers, etc.. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
16 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Rename: Register renaming Rename the logical registers (EAX) to the physical register space (128 are implemented). Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
17 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Que: Write into the uop Queue uops are placed into the queues, where they are held until there is room in the schedulers Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
18 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive : edule Write into the schedulers and compute dependencies. Watch for dependency to resolve. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers edulers Integer FP Fms Fop L1 D-Cache and D-TLB
19 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Disp: Dispatch Send the uops to the appropriate execution unit. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
20 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive : Register File Read the register file. These are the source(s) for the pending operation ( or other). Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP FP Fms Fop L1 D-Cache and D-TLB
21 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Ex: Execute Execute the uops on the appropriate execution port. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
22 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Flgs: Flags Compute flags (zero, negative, etc..). These are typically the input to a branch instruction. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
23 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Br Ck: Branch Check The branch operation compares the result of the actual branch direction with the prediction. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
24 Hyper Pipelined Technology 1 TC Nxt IP TC Fetch Drive Alloc Rename Que Disp Disp Ex Flgs Br Ck Drive Drive: Wire delay Drive the result of the branch check to the front end of the machine. Copyright 2000 Corporation. System Interface BTB & I-TLB Decoder L2 Cache and Control BTB Trace Cache ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Fms Fop L1 D-Cache and D-TLB
25 CPU Architecture 101 Delivered Performance = Frequency * Instructions Per Cycle Instructions Per Cycle Copyright 2000 Corporation.
26 Improving Instructions Per Cycle Improve efficiency Do more things in a clock Branch prediction Reduce time it takes to do something Reducing latency Copyright 2000 Corporation.
27 Improving Instructions Per Cycle Improve efficiency Branch prediction Do more things in a clock Reduce time it takes to do something Reducing latency Copyright 2000 Corporation.
28 Branch Prediction Accurate branch prediction is key to enabling longer pipelines Dramatic improvement over P6 branch predictor: 8x the size (4K) Eliminated 1/3 of the mispredictions Proven to be better than all other publicly disclosed predictors (g-share, hybrid, etc) Copyright 2000 Corporation.
29 3.2 GB/s System Interface The Execution Trace Cache BTB & I-TLB Decoder Copyright 2000 Corporation. L2 Cache and Control BTB Trace Cache ucode ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Store Load FP move FP store FMul FAdd MMX SSE L1 D D-Cache and D D-TLB
30 Execution Trace Cache Advanced L1 instruction cache Caches decoded IA-32 instructions (uops) Removes decoder pipeline latency Capacity is ~12K uops Integrates branches into single line Follows predicted path of program execution Execution Trace Cache feeds fast engine Copyright 2000 Corporation.
31 Execution Trace Cache 1 cmp 2 br -> > T (unused code) T1: 3 sub 4 br -> > T (unused code) T2: 5 mov 6 sub 7 br -> > T (unused code) T3: 8 add 9 sub 10 mul 11 cmp 12 br -> > T4 Trace Cache Delivery 1 cmp 2 br T1 3 T1: sub 4 br T2 5 mov 6 sub 7 br T3 8 T3:add 9 sub 10 mul 11 cmp 12 br T4 Copyright 2000 Corporation.
32 Advanced Dynamic Execution Extends basic features found in P6 core Very deep speculative execution 126 instructions in flight (3x P6) 48 loads (3x P6) and 24 stores (2x P6) Provides larger window of visibility Better use of execution resources Deep Speculation Improves Parallelism Copyright 2000 Corporation.
33 Improving Instructions Per Cycle Improve efficiency Do more things in a clock Branch prediction Reduce time it takes to do something Reducing latency Copyright 2000 Corporation.
34 Rapid Execution Engine Dramatically lower latency P6: 11 1GHz NetBurst micro-architecture: ½ ½ >1.4GHz 1ns Copyright 2000 Corporation. <0.35ns
35 3.2 GB/s System Interface L1 Data Cache BTB & I-TLB Decoder Copyright 2000 Corporation. L2 Cache and Control BTB Trace Cache ucode ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Store Load FP move FP store FMul FAdd MMX SSE L1 D D-Cache and D D-TLB
36 High Performance L1 Data Cache 8KB, 4-way 4 set associative, 64-byte lines Very high bandwidth 11 Ld and 1 St per clock New access algorithms Very low latency 22 clock read Copyright 2000 Corporation. New algorithm enables faster cache
37 Data Speculation Observation: Almost all memory accesses hit in the cache Optimize for the common case Assume that the access will hit the cache Use a low cost mechanism to fix the rare cases that miss Benefit: Reduces latency Significantly higher performance Copyright 2000 Corporation.
38 Replay Repairs incorrect speculation Re-execute execute until correct Replay is uop specific Replay the uop that mis-speculated speculated Replay dependent uops Independent uops are not replayed Efficient mechanism to reduce latency Copyright 2000 Corporation.
39 L1 Cache is >2x Faster P6: 33 1GHz NetBurst micro-architecture: GHz 3ns <1.4ns Lower Latency is is Higher Performance Copyright 2000 Corporation.
40 Example with higher IPC and Faster Clock! Code Sequence Ld Add Add Ld Add Add NetBurst Copyright 2000 Corporation. 10 clocks 10ns IPC = clocks 4.3ns IPC = 1.0
41 L2 Advanced Transfer Cache 3.2 GB/s System Interface BTB & I-TLB Decoder Copyright 2000 Corporation. L2 Cache and Control BTB Trace Cache ucode ROM Rename/Alloc 3 3 uop Queues edulers Integer FP Store Load FP move FP store FMul FAdd MMX SSE L1 D D-Cache and D D-TLB
42 L2 ATC Organization 256KB, 8-way 8 set associative 128-byte lines Two 64-byte pieces per line Holds both data and instructions High bandwidth: GHz 2.8x Copyright 2000 Corporation.
43 Aggregate Cache Latency Function of all caches in a processor Overall Effective Latency L1 latency + L1 Miss Rate * L2 latency + L2 Miss Rate * DRAM Latency Average cache speed is >1.8x better than the Pentium III Processor Copyright 2000 Corporation. Average on desktop applications, Pentium III 1GHz, Pentium 4 processor 1.4GHz
44 Comparison Pentium III Processor Pentium 4 Processor Relative Improvement Frequency 1 GHz 1.4 Ghz 1.4 Adder Speed 1 ns <.36 ns 2.8 Adder Bandwidth 2 billion/sec 5.6 billion/sec > 2.8 L1 Cache Speed L1 Cache Size 3 ns 16 KB < 1.42 ns 8 KB L1 Cache Bandwidth 16 GB/sec 44.8 GB/sec 2.8 L2 Cache Bandwidth 16 GB/sec 44.8 GB/sec 2.8 Instructions In flight Loads in flight Stores in flight Branch targets Uop Fetch Bandwidth 3 billion/sec 4.2 billion/sec 1.4 Copyright 2000 Corporation.
45 Pentium 4 Processor Summary Revolutionary, new micro- architecture from designed for the evolving Internet Design features for balanced, high performance platform scalability and headroom The world s highest performance desktop processor Copyright 2000 Corporation.
More on Pipelining and Pipelines in Real Machines CS 333 Fall 2006 Main Ideas Data Hazards RAW WAR WAW More pipeline stall reduction techniques Branch prediction» static» dynamic bimodal branch prediction
Software Pipelining. for (i=1, i<100, i++) { x := A[i]; x := x+1; A[i] := x
![Software Pipelining. for (i=1, i<100, i++) { x := A[i]; x := x+1; A[i] := x](/thumbs/25/6459870.jpg "Software Pipelining. for (i=1, i<100, i++) { x := A[i]; x := x+1; A[i] := x")
Software Pipelining for (i=1, i
"JAGUAR AMD s Next Generation Low Power x86 Core. Jeff Rupley, AMD Fellow Chief Architect / Jaguar Core August 28, 2012
"JAGUAR AMD s Next Generation Low Power x86 Core Jeff Rupley, AMD Fellow Chief Architect / Jaguar Core August 28, 2012 TWO X86 CORES TUNED FOR TARGET MARKETS Mainstream Client and Server Markets Bulldozer
Multi-core architectures. Jernej Barbic 15-213, Spring 2007 May 3, 2007
Multi-core architectures Jernej Barbic 15-213, Spring 2007 May 3, 2007 1 Single-core computer 2 Single-core CPU chip the single core 3 Multi-core architectures This lecture is about a new trend in computer
Intel Pentium 4 Processor on 90nm Technology
Intel Pentium 4 Processor on 90nm Technology Ronak Singhal August 24, 2004 Hot Chips 16 1 1 Agenda Netburst Microarchitecture Review Microarchitecture Features Hyper-Threading Technology SSE3 Intel Extended
The Microarchitecture of the Pentium 4 Processor
The Microarchitecture of the Pentium 4 Processor Glenn Hinton, Desktop Platforms Group, Intel Corp. Dave Sager, Desktop Platforms Group, Intel Corp. Mike Upton, Desktop Platforms Group, Intel Corp. Darrell
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA AGENDA INTRO TO BEAGLEBONE BLACK HARDWARE & SPECS CORTEX-A8 ARMV7 PROCESSOR PROS & CONS VS RASPBERRY PI WHEN TO USE BEAGLEBONE BLACK Single
INSTRUCTION LEVEL PARALLELISM PART VII: REORDER BUFFER
Course on: Advanced Computer Architectures INSTRUCTION LEVEL PARALLELISM PART VII: REORDER BUFFER Prof. Cristina Silvano Politecnico di Milano cristina.silvano@polimi.it Prof. Silvano, Politecnico di Milano
Putting it all together: Intel Nehalem. http://www.realworldtech.com/page.cfm?articleid=rwt040208182719
Putting it all together: Intel Nehalem http://www.realworldtech.com/page.cfm?articleid=rwt040208182719 Intel Nehalem Review entire term by looking at most recent microprocessor from Intel Nehalem is code
Solution: start more than one instruction in the same clock cycle CPI < 1 (or IPC > 1, Instructions per Cycle) Two approaches:
Multiple-Issue Processors Pipelining can achieve CPI close to 1 Mechanisms for handling hazards Static or dynamic scheduling Static or dynamic branch handling Increase in transistor counts (Moore s Law):
Introduction to Microprocessors
Introduction to Microprocessors Yuri Baida yuri.baida@gmail.com yuriy.v.baida@intel.com October 2, 2010 Moscow Institute of Physics and Technology Agenda Background and History What is a microprocessor?
EE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May 2000. ILP Execution
EE482: Advanced Computer Organization Lecture #11 Processor Architecture Stanford University Wednesday, 31 May 2000 Lecture #11: Wednesday, 3 May 2000 Lecturer: Ben Serebrin Scribe: Dean Liu ILP Execution
Bindel, Spring 2010 Applications of Parallel Computers (CS 5220) Week 1: Wednesday, Jan 27
Logistics Week 1: Wednesday, Jan 27 Because of overcrowding, we will be changing to a new room on Monday (Snee 1120). Accounts on the class cluster (crocus.csuglab.cornell.edu) will be available next week.
The Pentium 4 and the G4e: An Architectural Comparison
The Pentium 4 and the G4e: An Architectural Comparison Part I by Jon Stokes Copyright Ars Technica, LLC 1998-2001. The following disclaimer applies to the information, trademarks, and logos contained in
Multicore Processor and GPU. Jia Rao Assistant Professor in CS http://cs.uccs.edu/~jrao/
Multicore Processor and GPU Jia Rao Assistant Professor in CS http://cs.uccs.edu/~jrao/ Moore s Law The number of transistors on integrated circuits doubles approximately every two years! CPU performance
CS:APP Chapter 4 Computer Architecture. Wrap-Up. William J. Taffe Plymouth State University. using the slides of
CS:APP Chapter 4 Computer Architecture Wrap-Up William J. Taffe Plymouth State University using the slides of Randal E. Bryant Carnegie Mellon University Overview Wrap-Up of PIPE Design Performance analysis
Giving credit where credit is due
CSCE 230J Computer Organization Processor Architecture VI: Wrap-Up Dr. Steve Goddard goddard@cse.unl.edu http://cse.unl.edu/~goddard/courses/csce230j Giving credit where credit is due ost of slides for
EE282 Computer Architecture and Organization Midterm Exam February 13, 2001. (Total Time = 120 minutes, Total Points = 100)
EE282 Computer Architecture and Organization Midterm Exam February 13, 2001 (Total Time = 120 minutes, Total Points = 100) Name: (please print) Wolfe - Solution In recognition of and in the spirit of the
This Unit: Putting It All Together. CIS 501 Computer Architecture. Sources. What is Computer Architecture?
This Unit: Putting It All Together CIS 501 Computer Architecture Unit 11: Putting It All Together: Anatomy of the XBox 360 Game Console Slides originally developed by Amir Roth with contributions by Milo
Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 processors By Dr David Levinthal PhD. Version 1.0
Performance Analysis Guide for Intel Core i7 Processor and Intel Xeon 5500 processors By Dr David Levinthal PhD. Version 1.0 1 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS.
OC By Arsene Fansi T. POLIMI 2008 1
IBM POWER 6 MICROPROCESSOR OC By Arsene Fansi T. POLIMI 2008 1 WHAT S IBM POWER 6 MICROPOCESSOR The IBM POWER6 microprocessor powers the new IBM i-series* and p-series* systems. It s based on IBM POWER5
Central Processing Unit (CPU)
Central Processing Unit (CPU) CPU is the heart and brain It interprets and executes machine level instructions Controls data transfer from/to Main Memory (MM) and CPU Detects any errors In the following
2
1 2 3 4 5 For Description of these Features see http://download.intel.com/products/processor/corei7/prod_brief.pdf The following Features Greatly affect Performance Monitoring The New Performance Monitoring
Performance Analysis of Dual Core, Core 2 Duo and Core i3 Intel Processor
Performance Analysis of Dual Core, Core 2 Duo and Core i3 Intel Processor Taiwo O. Ojeyinka Department of Computer Science, Adekunle Ajasin University, Akungba-Akoko Ondo State, Nigeria. Olusola Olajide
Lecture 11: Multi-Core and GPU. Multithreading. Integration of multiple processor cores on a single chip.
Lecture 11: Multi-Core and GPU Multi-core computers Multithreading GPUs General Purpose GPUs Zebo Peng, IDA, LiTH 1 Multi-Core System Integration of multiple processor cores on a single chip. To provide
Generations of the computer. processors.
. Piotr Gwizdała 1 Contents 1 st Generation 2 nd Generation 3 rd Generation 4 th Generation 5 th Generation 6 th Generation 7 th Generation 8 th Generation Dual Core generation Improves and actualizations
Multithreading Lin Gao cs9244 report, 2006
Multithreading Lin Gao cs9244 report, 2006 2 Contents 1 Introduction 5 2 Multithreading Technology 7 2.1 Fine-grained multithreading (FGMT)............. 8 2.2 Coarse-grained multithreading (CGMT)............
CHAPTER 7: The CPU and Memory
CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides
COMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors Haitham Akkary Ravi Rajwar Srikanth T. Srinivasan Microprocessor Research Labs, Intel Corporation Hillsboro, Oregon
VLIW Processors. VLIW Processors
1 VLIW Processors VLIW ( very long instruction word ) processors instructions are scheduled by the compiler a fixed number of operations are formatted as one big instruction (called a bundle) usually LIW
PROBLEMS #20,R0,R1 #$3A,R2,R4
506 CHAPTER 8 PIPELINING (Corrisponde al cap. 11 - Introduzione al pipelining) PROBLEMS 8.1 Consider the following sequence of instructions Mul And #20,R0,R1 #3,R2,R3 #$3A,R2,R4 R0,R2,R5 In all instructions,
RUNAHEAD EXECUTION: AN EFFECTIVE ALTERNATIVE TO LARGE INSTRUCTION WINDOWS
RUNAHEAD EXECUTION: AN EFFECTIVE ALTERNATIVE TO LARGE INSTRUCTION WINDOWS AN INSTRUCTION WINDOW THAT CAN TOLERATE LATENCIES TO DRAM MEMORY IS PROHIBITIVELY COMPLEX AND POWER HUNGRY. TO AVOID HAVING TO
Computer Organization and Components
Computer Organization and Components IS5, fall 25 Lecture : Pipelined Processors ssociate Professor, KTH Royal Institute of Technology ssistant Research ngineer, University of California, Berkeley Slides
OPENSPARC T1 OVERVIEW
Chapter Four OPENSPARC T1 OVERVIEW Denis Sheahan Distinguished Engineer Niagara Architecture Group Sun Microsystems Creative Commons 3.0United United States License Creative CommonsAttribution-Share Attribution-Share
Performance evaluation
Performance evaluation Arquitecturas Avanzadas de Computadores - 2547021 Departamento de Ingeniería Electrónica y de Telecomunicaciones Facultad de Ingeniería 2015-1 Bibliography and evaluation Bibliography
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.
Instruction Set Architecture. or How to talk to computers if you aren t in Star Trek
Instruction Set Architecture or How to talk to computers if you aren t in Star Trek The Instruction Set Architecture Application Compiler Instr. Set Proc. Operating System I/O system Instruction Set Architecture
Pipelining Review and Its Limitations
Pipelining Review and Its Limitations Yuri Baida yuri.baida@gmail.com yuriy.v.baida@intel.com October 16, 2010 Moscow Institute of Physics and Technology Agenda Review Instruction set architecture Basic
Exploring the Design of the Cortex-A15 Processor ARM s next generation mobile applications processor. Travis Lanier Senior Product Manager
Exploring the Design of the Cortex-A15 Processor ARM s next generation mobile applications processor Travis Lanier Senior Product Manager 1 Cortex-A15: Next Generation Leadership Cortex-A class multi-processor
High Performance Processor Architecture. André Seznec IRISA/INRIA ALF project-team
High Performance Processor Architecture André Seznec IRISA/INRIA ALF project-team 1 2 Moore s «Law» Nb of transistors on a micro processor chip doubles every 18 months 1972: 2000 transistors (Intel 4004)
Five Families of ARM Processor IP
ARM1026EJ-S Synthesizable ARM10E Family Processor Core Eric Schorn CPU Product Manager ARM Austin Design Center Five Families of ARM Processor IP Performance ARM preserves SW & HW investment through code
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-12: ARM 1 The ARM architecture processors popular in Mobile phone systems 2 ARM Features ARM has 32-bit architecture but supports 16 bit
Computer Architecture TDTS10
why parallelism? Performance gain from increasing clock frequency is no longer an option. Outline Computer Architecture TDTS10 Superscalar Processors Very Long Instruction Word Processors Parallel computers
NVIDIA Tegra 4 Family CPU Architecture
Whitepaper NVIDIA Tegra 4 Family CPU Architecture 4-PLUS-1 Quad core 1 Table of Contents... 1 Introduction... 3 NVIDIA Tegra 4 Family of Mobile Processors... 3 Benchmarking CPU Performance... 4 Tegra 4
Volume 08 Issue 01 Published, February 18, 2004 ISSN 1535-864X. Journal
Volume 08 Issue 01 Published, February 18, 2004 ISSN 1535-864X Intel Technology Journal Intel Managed Pentium Runtime 4 Processor Technologies on 90nm Technology Intel Pentium 4 processors built on the
Administration. Instruction scheduling. Modern processors. Examples. Simplified architecture model. CS 412 Introduction to Compilers
CS 4 Introduction to Compilers ndrew Myers Cornell University dministration Prelim tomorrow evening No class Wednesday P due in days Optional reading: Muchnick 7 Lecture : Instruction scheduling pr 0 Modern
Introduction to Cloud Computing
Introduction to Cloud Computing Parallel Processing I 15 319, spring 2010 7 th Lecture, Feb 2 nd Majd F. Sakr Lecture Motivation Concurrency and why? Different flavors of parallel computing Get the basic
Pentium vs. Power PC Computer Architecture and PCI Bus Interface
Pentium vs. Power PC Computer Architecture and PCI Bus Interface CSE 3322 1 Pentium vs. Power PC Computer Architecture and PCI Bus Interface Nowadays, there are two major types of microprocessors in the
Derek Chiou, UT and IAA Workshop
Simulating 100M Endpoint Sytems Derek Chiou University of Texas at Austin Electrical and Computer Engineering 7/21/2008 Derek Chiou, UT Austin, IAA Workshop 1 Stolen from http://research.microsoft.com/si/ppt/hardwaremodelinginfrastructure.pdf
FLOATING-POINT ARITHMETIC IN AMD PROCESSORS MICHAEL SCHULTE AMD RESEARCH JUNE 2015
FLOATING-POINT ARITHMETIC IN AMD PROCESSORS MICHAEL SCHULTE AMD RESEARCH JUNE 2015 AGENDA The Kaveri Accelerated Processing Unit (APU) The Graphics Core Next Architecture and its Floating-Point Arithmetic
AMD Opteron Quad-Core
AMD Opteron Quad-Core a brief overview Daniele Magliozzi Politecnico di Milano Opteron Memory Architecture native quad-core design (four cores on a single die for more efficient data sharing) enhanced
Quiz for Chapter 1 Computer Abstractions and Technology 3.10
Date: 3.10 Not all questions are of equal difficulty. Please review the entire quiz first and then budget your time carefully. Name: Course: Solutions in Red 1. [15 points] Consider two different implementations,
Introduction to GPU Architecture
Introduction to GPU Architecture Ofer Rosenberg, PMTS SW, OpenCL Dev. Team AMD Based on From Shader Code to a Teraflop: How GPU Shader Cores Work, By Kayvon Fatahalian, Stanford University Content 1. Three
Overview. CPU Manufacturers. Current Intel and AMD Offerings
Central Processor Units (CPUs) Overview... 1 CPU Manufacturers... 1 Current Intel and AMD Offerings... 1 Evolution of Intel Processors... 3 S-Spec Code... 5 Basic Components of a CPU... 6 The CPU Die and
IA-64 Application Developer s Architecture Guide
IA-64 Application Developer s Architecture Guide The IA-64 architecture was designed to overcome the performance limitations of today s architectures and provide maximum headroom for the future. To achieve
Multi-Threading Performance on Commodity Multi-Core Processors
Multi-Threading Performance on Commodity Multi-Core Processors Jie Chen and William Watson III Scientific Computing Group Jefferson Lab 12000 Jefferson Ave. Newport News, VA 23606 Organization Introduction
Chapter 6. Inside the System Unit. What You Will Learn... Computers Are Your Future. What You Will Learn... Describing Hardware Performance
What You Will Learn... Computers Are Your Future Chapter 6 Understand how computers represent data Understand the measurements used to describe data transfer rates and data storage capacity List the components
StrongARM** SA-110 Microprocessor Instruction Timing
StrongARM** SA-110 Microprocessor Instruction Timing Application Note September 1998 Order Number: 278194-001 Information in this document is provided in connection with Intel products. No license, express
Computer Organization. and Instruction Execution. August 22
Computer Organization and Instruction Execution August 22 CSC201 Section 002 Fall, 2000 The Main Parts of a Computer CSC201 Section Copyright 2000, Douglas Reeves 2 I/O and Storage Devices (lots of devices,
Overview. CISC Developments. RISC Designs. CISC Designs. VAX: Addressing Modes. Digital VAX
Overview CISC Developments Over Twenty Years Classic CISC design: Digital VAX VAXÕs RISC successor: PRISM/Alpha IntelÕs ubiquitous 80x86 architecture Ð 8086 through the Pentium Pro (P6) RJS 2/3/97 Philosophy
Advanced Computer Architecture-CS501. Computer Systems Design and Architecture 2.1, 2.2, 3.2
Lecture Handout Computer Architecture Lecture No. 2 Reading Material Vincent P. Heuring&Harry F. Jordan Chapter 2,Chapter3 Computer Systems Design and Architecture 2.1, 2.2, 3.2 Summary 1) A taxonomy of
Switch Fabric Implementation Using Shared Memory
Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today
Chapter 1 Computer System Overview
Operating Systems: Internals and Design Principles Chapter 1 Computer System Overview Eighth Edition By William Stallings Operating System Exploits the hardware resources of one or more processors Provides
361 Computer Architecture Lecture 14: Cache Memory
1 361 Computer Architecture Lecture 14 Memory cache.1 The Motivation for s Memory System Processor DRAM Motivation Large memories (DRAM) are slow Small memories (SRAM) are fast Make the average access
Design Cycle for Microprocessors
Cycle for Microprocessors Raúl Martínez Intel Barcelona Research Center Cursos de Verano 2010 UCLM Intel Corporation, 2010 Agenda Introduction plan Architecture Microarchitecture Logic Silicon ramp Types
POWER8 Performance Analysis
POWER8 Performance Analysis Satish Kumar Sadasivam Senior Performance Engineer, Master Inventor IBM Systems and Technology Labs satsadas@in.ibm.com #OpenPOWERSummit Join the conversation at #OpenPOWERSummit
Solid State Drive Architecture
Solid State Drive Architecture A comparison and evaluation of data storage mediums Tyler Thierolf Justin Uriarte Outline Introduction Storage Device as Limiting Factor Terminology Internals Interface Architecture
1. Memory technology & Hierarchy
1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency
Intel 8086 architecture
Intel 8086 architecture Today we ll take a look at Intel s 8086, which is one of the oldest and yet most prevalent processor architectures around. We ll make many comparisons between the MIPS and 8086
what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored?
Inside the CPU how does the CPU work? what operations can it perform? how does it perform them? on what kind of data? where are instructions and data stored? some short, boring programs to illustrate the
Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:
55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................
WAR: Write After Read
WAR: Write After Read write-after-read (WAR) = artificial (name) dependence add R1, R2, R3 sub R2, R4, R1 or R1, R6, R3 problem: add could use wrong value for R2 can t happen in vanilla pipeline (reads
Slide Set 8. for ENCM 369 Winter 2015 Lecture Section 01. Steve Norman, PhD, PEng
Slide Set 8 for ENCM 369 Winter 2015 Lecture Section 01 Steve Norman, PhD, PEng Electrical & Computer Engineering Schulich School of Engineering University of Calgary Winter Term, 2015 ENCM 369 W15 Section
Unit 4: Performance & Benchmarking. Performance Metrics. This Unit. CIS 501: Computer Architecture. Performance: Latency vs.
This Unit CIS 501: Computer Architecture Unit 4: Performance & Benchmarking Metrics Latency and throughput Speedup Averaging CPU Performance Performance Pitfalls Slides'developed'by'Milo'Mar0n'&'Amir'Roth'at'the'University'of'Pennsylvania'
8051 hardware summary
8051 hardware summary 8051 block diagram 8051 pinouts + 5V ports port 0 port 1 port 2 port 3 : dual-purpose (general-purpose, external memory address and data) : dedicated (interfacing to external devices)
The Microarchitecture of Superscalar Processors
The Microarchitecture of Superscalar Processors James E. Smith Department of Electrical and Computer Engineering 1415 Johnson Drive Madison, WI 53706 ph: (608)-265-5737 fax:(608)-262-1267 email: jes@ece.wisc.edu
Basic Performance Measurements for AMD Athlon 64, AMD Opteron and AMD Phenom Processors
Basic Performance Measurements for AMD Athlon 64, AMD Opteron and AMD Phenom Processors Paul J. Drongowski AMD CodeAnalyst Performance Analyzer Development Team Advanced Micro Devices, Inc. Boston Design
Pipeline Hazards. Structure hazard Data hazard. ComputerArchitecture_PipelineHazard1
Pipeline Hazards Structure hazard Data hazard Pipeline hazard: the major hurdle A hazard is a condition that prevents an instruction in the pipe from executing its next scheduled pipe stage Taxonomy of
UltraSPARC T1: A 32-threaded CMP for Servers. James Laudon Distinguished Engineer Sun Microsystems james.laudon@sun.com
UltraSPARC T1: A 32-threaded CMP for Servers James Laudon Distinguished Engineer Sun Microsystems james.laudon@sun.com Outline Page 2 Server design issues > Application demands > System requirements Building
Radeon HD 2900 and Geometry Generation. Michael Doggett
Radeon HD 2900 and Geometry Generation Michael Doggett September 11, 2007 Overview Introduction to 3D Graphics Radeon 2900 Starting Point Requirements Top level Pipeline Blocks from top to bottom Command
Intel Itanium Quad-Core Architecture for the Enterprise. Lambert Schaelicke Eric DeLano
Intel Itanium Quad-Core Architecture for the Enterprise Lambert Schaelicke Eric DeLano Agenda Introduction Intel Itanium Roadmap Intel Itanium Processor 9300 Series Overview Key Features Pipeline Overview
Coming Challenges in Microarchitecture and Architecture
Coming Challenges in Microarchitecture and Architecture RONNY RONEN, SENIOR MEMBER, IEEE, AVI MENDELSON, MEMBER, IEEE, KONRAD LAI, SHIH-LIEN LU, MEMBER, IEEE, FRED POLLACK, AND JOHN P. SHEN, FELLOW, IEEE
Measuring Cache and Memory Latency and CPU to Memory Bandwidth
White Paper Joshua Ruggiero Computer Systems Engineer Intel Corporation Measuring Cache and Memory Latency and CPU to Memory Bandwidth For use with Intel Architecture December 2008 1 321074 Executive Summary
Computer Organization and Architecture
Computer Organization and Architecture Chapter 11 Instruction Sets: Addressing Modes and Formats Instruction Set Design One goal of instruction set design is to minimize instruction length Another goal
Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.
Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how
In-Memory Databases Algorithms and Data Structures on Modern Hardware. Martin Faust David Schwalb Jens Krüger Jürgen Müller
In-Memory Databases Algorithms and Data Structures on Modern Hardware Martin Faust David Schwalb Jens Krüger Jürgen Müller The Free Lunch Is Over 2 Number of transistors per CPU increases Clock frequency
Binary search tree with SIMD bandwidth optimization using SSE
Binary search tree with SIMD bandwidth optimization using SSE Bowen Zhang, Xinwei Li 1.ABSTRACT In-memory tree structured index search is a fundamental database operation. Modern processors provide tremendous
CPU Performance Equation
CPU Performance Equation C T I T ime for task = C T I =Average # Cycles per instruction =Time per cycle =Instructions per task Pipelining e.g. 3-5 pipeline steps (ARM, SA, R3000) Attempt to get C down
The Orca Chip... Heart of IBM s RISC System/6000 Value Servers
The Orca Chip... Heart of IBM s RISC System/6000 Value Servers Ravi Arimilli IBM RISC System/6000 Division 1 Agenda. Server Background. Cache Heirarchy Performance Study. RS/6000 Value Server System Structure.
Architecture and Implementation of the ARM Cortex -A8 Microprocessor
Architecture and Implementation of the ARM Cortex -A8 Microprocessor October 2005 Introduction The ARM Cortex -A8 microprocessor is the first applications microprocessor in ARM s new Cortex family. With
Session Prerequisites Working knowledge of C/C++ Basic understanding of microprocessor concepts Interest in making software run faster
Multi-core is Here! But How Do You Resolve Data Bottlenecks in Native Code? hint: it s all about locality Michael Wall Principal Member of Technical Staff, Advanced Micro Devices, Inc. November, 2007 Session
GPU Architectures. A CPU Perspective. Data Parallelism: What is it, and how to exploit it? Workload characteristics
GPU Architectures A CPU Perspective Derek Hower AMD Research 5/21/2013 Goals Data Parallelism: What is it, and how to exploit it? Workload characteristics Execution Models / GPU Architectures MIMD (SPMD),
HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads
HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads Gen9 Servers give more performance per dollar for your investment. Executive Summary Information Technology (IT) organizations face increasing
Architecture of Hitachi SR-8000
Architecture of Hitachi SR-8000 University of Stuttgart High-Performance Computing-Center Stuttgart (HLRS) www.hlrs.de Slide 1 Most of the slides from Hitachi Slide 2 the problem modern computer are data
Navigating Big Data with High-Throughput, Energy-Efficient Data Partitioning
Application-Specific Architecture Navigating Big Data with High-Throughput, Energy-Efficient Data Partitioning Lisa Wu, R.J. Barker, Martha Kim, and Ken Ross Columbia University Xiaowei Wang Rui Chen Outline
www.opensparc.net Creative Commons Attribution-Share 3.0 United States License
OpenSPARC Slide-Cast In 12 Chapters Presented by OpenSPARC designers, developers, and programmers to guide users as they develop their own OpenSPARC designs and to assist professors as they teach the nextavailable
18-548/15-548 Associativity 9/16/98. 7 Associativity. 18-548/15-548 Memory System Architecture Philip Koopman September 16, 1998
7 Associativity 18-548/15-548 Memory System Architecture Philip Koopman September 16, 1998 Required Reading: Cragon pg. 166-174 Assignments By next class read about data management policies: Cragon 2.2.4-2.2.6,
Introduction to RISC Processor. ni logic Pvt. Ltd., Pune
Introduction to RISC Processor ni logic Pvt. Ltd., Pune AGENDA What is RISC & its History What is meant by RISC Architecture of MIPS-R4000 Processor Difference Between RISC and CISC Pros and Cons of RISC
150127-Microprocessor & Assembly Language
Chapter 3 Z80 Microprocessor Architecture The Z 80 is one of the most talented 8 bit microprocessors, and many microprocessor-based systems are designed around the Z80. The Z80 microprocessor needs an