2. SCOPE This document will review the board design requirements, printing process, reflow process, rework considerations, and troubleshooting.

Size: px
Start display at page:

Download "2. SCOPE This document will review the board design requirements, printing process, reflow process, rework considerations, and troubleshooting."

Transcription

1 Solder Reflow Guidelines for 0.65 mm Pitch BGA Packages Application Note 1. PURPOSE This application note provides basic guidelines for 0.65 mm pitch lead-free solder BGA reflow process and design requirements for high assembly yield and reliability. 2. SCOPE This document will review the board design requirements, printing process, reflow process, rework considerations, and troubleshooting. 3. REFERENCE DOCUMENTS JEDEC STD-020D-01 Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices. IPC-7351 Generic requirements for Surface Mount Design and Land Pattern IPC-A-610D Acceptability of Electronic Assemblies IPC JEDEC 9702 Monotonic Bend Characterization of Board-Level Interconnects IPC JEDEC 9704 Printed Wiring Board Strain Gage Test Guideline 4. DEFINITIONS ENIG: Electroless Nickel Immersion Gold OSP: Organic Solder Preservative BGA: Ball Grid Array NSMD: Non-Solder Mask Defined SMD: Solder Mask Defined AWG: American Wire Gauge HASL: Hot Air Solder Level 5. BOARD DESIGN REQUIREMENTS 5.1. Incoming Inspection The IPC-A-600 Acceptability of Printed Circuit Board shall be used as the minimum quality requirement for board acceptance criteria. Class 2 or 3 is recommended PCB Material Higher lead-free reflow temperatures require the use of better thermally resistant laminate preferably with a Tg >170 C Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 1 of 10

2 5.3. Surface Finish A compatible surface finish needs to be considered during board design. Commonly used finishes are shown in Table 1. Table 1: Commonly used surface finishes Surface Finish Immersion Tin Immersion Silver ENIG: Electroless Ni, Immersion Au OSP: Organic Solderability Preservative Pb-free HASL: Hot air solder level Potential Risks Shelf life, etchant entrapment in small vias Shelf life, sulphur creep corrosion Cost, black pad Limited thermal resistance, weak PTH fill Planarity, extra thermal cycle The surface finish shall be selected based on the process, product and environment. The surface finish shall meet the ANSI/ J-STD-003 solderability requirements Design The board design shall meet the IPC-D-275 design requirements Landing Pad NSMD vs. SMD NSMD: Non-Solder Mask Defined A BGA Non-Solder Mask Defined pad (Figure 1) is a solder pad where the solderable surface is not limited by the solder mask. This type of pad offers better reliability than the SMD. The typical solder mask opening is at least 100 µm greater than the Cu pad. Solder Mask Pad Figure 1: Non-Solder Mask Defined SMD: Solder Mask Defined A BGA Solder Mask Defined pad (Figure 2) is a solder pad where the solderable surface is limited by the solder mask. Typically the Cu pad size is at least 100 µm greater than the solder mask opening. SMD pad definition introduces stress concentration points in the solder that may result in solder cracking under extreme conditions. This pad type also offers less control over final dimensions. Solder Mask Pad Figure 2: Solder Mask Defined Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 2 of 10

3 Solderable Surface Diameter For best reliability, the PCB solderable surface shall have a ratio of 1:1 to the component BGA solderable surface. Table 2: BGA Pad Solderable Diameter Part # BGA Pad Solderable Surface INSSTE32882-GS µm INSSTE32882LV-GS µm INSSTE32882UV-GS µm imb02-gs02/imb02-gs02a 350 µm Trace Width & Via Location The trace width (Figure 3) that connects to the BGA pad shall not be larger than half of the pad size. For smaller pad size less than 300 µm, the trace width shall not be smaller than 100 µm. Large unmasked traces thieve solder, reducing the amount of solder available for the joint, skewing the solder and potentially reducing reliability. Also, the trace shall never be in a corner for a rectangular pad as it introduces a stress on the solder joint. Pad Solder Mask Figure 3: Trace Width Clearance Around the BGA A 2 mm depopulated area all around the BGA is recommended for removal & rework purposes. This gap allows the rework tools to reflow the solder as needed for removal and minimizes impact to adjacent devices Thermocouple Location & Profile Thermocouples shall be placed under the Inphi BGA package for optimal reflow profile temperature measurement (Figure 4). This aids in reducing the effect of thermal mass variation and component location on board. (a) (b) Figure 4: Thermocouple Location: a) wire-bond, b) flip chip Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 3 of 10

4 Type-k thermocouples with a wire gauge of 36 AWG should be used. Thicker thermocouple wires add measurable heat sink. Never use high-temperature tapes, such as polyimide (kapton) or aluminum tapes, because they tend to come loose during reflow. Loose thermcouples may result in measurement of the temperature of the air in the oven rather than the temperature of the solder joints. Always use high-temperature solder or thermally conductive adhesive to attach thermocouples to the solder joints. It is recommended to perform the oven profile using a typical manufacturing load. It is also important to make sure that the leading and exiting assemblies are within the profile requirements. Profiling should encompass all areas of the board and components of varying size and thermal mass. 6. PROCESS FLOW The BGA s surface mount assembly process flow includes: Floor life monitoring as described in JEDEC J-STD Solder paste printing on the board Solder paste visual inspection and volume control Package placement. Pre-reflow inspection Reflow Profile Cleaning (If required per the solder paste manufacturer recommendation) Post reflow inspection Rework (If required) 6.1. Floor Life The assembly house shall have an inventory monitoring system for floor life control to ensure that the product shelf life is not exceeded during assembly as per the JEDEC Specification J-STD- 020D-01. If the time limit is exceeded, a 24-hour bake at 125 C is recommended. The number of bake cycles shall be minimized and performed in a nitrogen atmosphere. An accelerated bake at 150 C is not qualified and is not supported by Inphi. Table 3: Maximum Floor Life Level Time Maximum Floor Life Conditions Level 1 Unlimited 30 C / 85% RH Level 2 1 year 30 C / 60% RH Level 2a 4 weeks 30 C / 60% RH Level hours 30 C / 60% RH Level 4 72 hours 30 C / 60% RH Level 5 48 hours 30 C / 60% RH Level 5a 24 hours 30 C / 60% RH Level 6 Time on Label (TOL) 30 C / 60% RH Note: Current J-STD-020D-01 Requirements Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 4 of 10

5 6.2. Solder Paste Solder Paste Requirement A Type 4 solder with a minimum of 90% metal by weight is recommended Dispense The solder paste printing process involves the transfer of solder paste through pre defined stencil apertures. Stainless steel stencils are recommended for solder paste application. Stencil manufacturing method, coating, thickness, aperture shape, aspect and area ratio, and solder paste metal mesh size are some of the factors that affect the solder deposition on the board and therefore the quality of the solder joint A 5 tapered aperture is preferred over a straight aperture. A smooth finished surface achieved by chemical polish is recommended over a rough surface. A plated surface finish is also recommended. In any case, the aperture size shall be slightly larger (50 µm) than the solderable surface All solder deposits should be inspected 100% for missing solder paste, uniformity, volume, and misregistration (maximum of 75 µm) During stencil design, special attention should be paid to pad coverage due to the higher surface tension of lead-free solder. This solder does not spread or wet the pad surface as well as eutectic solder The assembly house shall have a monitoring system in place for post print solder shelf life and shall follow the solder paste supplier recommendations Solder Paste Volume For a 0.65 mm pitch product the solder paste volume shall vary between: 350 µm pad minimum recommended solder volume = µm µm pad maximum recommended solder volume = µm Placement Sufficient placement force shall be used to place the component solder balls into the solder paste. Components shall never be just floating over the solder paste. Apply sufficient force (over travel) but do not exceed 300 g. Placement speed and height must be adjusted so that the vacuum tip does not leave any damage to the top surface of the package. Rubber tips should be avoided since they may leave residue that could later prevent good heatsink adhesion. Placement vacuum tip location over the package shall be centered within 0.5 mm at (X and Y) of the package center since off-center picking could damage the component. Placement vacuum tip must provide ESD protection as required by the product data sheet. Placement speed must be controlled to avoid solder spattering. Solder after placement shall surround the BGA balls uniformly. Minimum placement accuracy as measured between the BGA tip and pad center shall be less than 100 µm at 99.8% of the time, preferably 50 µm for a 0.65 mm pitch BGA package Reflow Oven A reflow oven equipped with a minimum of 8 heating zones is recommended to allow flexibility for profile optimization. Lead-free solder typically requires more profile adjustment. A nitrogen atmosphere is recommended since it improves wettability and self-alignment and reduces the temperature gradient across the oven. It also improves BGA joint visual inspection Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 5 of 10

6 Reflow Profile Table 4: Reflow Profile Phase JEDEC JTD-20D-01 Inphi Recommendation Ramp-up C/sec Soak Minimum Temperature (Ts min) Maximum Temperature (Ts max) Time (min to max) (ts) Maximum 3 C/sec 150 C 200 C 60 to 120 seconds Maximum 1 C/sec before Ts max. Maximum 3 C/sec after Ts max. Dwell time above liquidus (217 C) (Tl) 60 to 150 seconds 60 sec +/- 15 sec Peak Temperature (Tp) 260 C + 0 C /-5 C 250 C + 0 C /-10 C Dwell time within 5 C of Tp 10 to 30 seconds 10 sec to 20 sec max. Ramp down -6 C /second maximum -4 C / sec maximum Time from 25 C to Tp 8 minutes maximum 6 minutes maximum Follow solder paste manufacturer recommendation Figure 5: Reflow temperature profile 7. BOARD REWORK The BGA package rework/removal process flow is as follows: Board bake Component removal profile Component removal Site cleaning Inspection Solder paste dispense New component placement Component reflow profile Post reflow inspection Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 6 of 10

7 7.1. Bake Baking the board before component removal is recommended to avoid board damage and/or component damage. Preserving the removed component allows for electrical test or failure analysis to be performed, if required. In most cases, a safe bake is 125 C for 24 hours Board BGA Removal Profile A removal profile must be qualified for every BGA and BGA location on a board. Not all BGAs need the same amount of heat and location on the board affects the amount of heat needed to reach the solder liquidus stage. The profile must be within the component recommended profile (See section 6.4.1). The temperature shall be recorded at the center of the BGA array under the part. It is recommended to preheat the board to a temperature ranging between 100 C to 130 C to avoid thermal stress Component Removal No force shall be applied until the BGA temperature has reached the liquidus temperature. Applying force before liquidus may lead to pad damage and irrecoverable damage to the board or component. Once at liquidus temperature (217 C 218 C for lead-free SAC solder), vacuum pull can be applied to the part. Discard the removed component. Inphi does not support reuse of components Site Cleaning It is important to remove excess solder left on the pad to have a level and clean surface for subsequent processing. Flux can be used to help clean the site and must be chemically or water cleaned depending on the type of flux used. A standard manual soldering iron coupled with solder wick or desoldering tools are adequate for cleaning. Special care must be taken to not damage the solderable surface. If any damage to the pad or surrounding solder mask is noted, the recommendation is to stop rework and discard the board. After cleaning, the site shall be level and be free of a solder dome or cone with no visible thermal damage to the pad area and adjacent components, no pad lift and no damage to the solder mask Solder Paste Dispense Solder paste is normally dispensed on the redressed/cleaned site using a mini-stencil or any internal qualified dispense technique. The same solder paste as used in reflow is recommended. Additional solder paste is not mandatory for the replaced BGA component, but is highly recommended for reliability and wettability. If no solder paste can be reprinted or dispensed, a tacky flux is recommended to hold the component in place during reflow Placement The component shall be placed on the site with the same accuracy as the original component placement Reflow The original reflow profile shall be used for component replacement. Attach a thermocouple located at the BGA. To reduce board stress, it is recommended to pre-heat the back side of the board between 125 C to 150 C. A bake may be necessary if the component replacement is not done immediately after the removal of the defective one to prevent board damage Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 7 of 10

8 8. TROUBLESHOOTING 8.1. Non-Wet Non-wets are due mainly to process inability to break the molten solder surface tension during reflow Loss of Activator in Flux Losing the activator in the flux is one of the main sources of non-wet Insufficient Solder Paste Volume Released After Printing Adequate solder paste volume must be dispensed to avoid flux dry-out before the liquidus temperature is reached. Dry-out can be observed by a dry crust of flux between BGA and solder paste, normally at the BGA on the periphery Height Solder paste height is an important factor to consider as it is needed to compensate for the component coplanarity and warpage during reflow. Minimum solder height shall follow the component coplanarity provided in the outline drawing Uniformity Solder paste inspection after printing is critical to ensure that the printed solder is uniform and present in the expected volume on each pad Reflow Profile Not Matched to the Solder Paste It is important to adjust the reflow profile parameters such as activation time and duration and ramp rate before and after activation to the solder paste. Each solder paste has a unique chemistry and each factor needs optimization. There is no one size that fits all reflow profiles Board Solderable Surface Different pad size, shape, and copper trace width can require varying amounts of solder to compensate for coplanarity. Consider this aspect of assembly during board design Solder Spatter/Splash Solder spatter is caused by improper component placement speed. For lead-free solder, since it has a tendency to coalesce less than eutectic solder, it is preferable to use a thicker stencil with smaller openings rather than a thinner stencil with larger openings Board Temperature Uniformity (Hot Spots / Cold Spots) Board thickness, component density, and local copper density affect the board temperature during reflow creating areas with lower temperature for high density and higher temperature for lower density. Board temperature must be monitored to meet both board and component maximum recommended temperatures. Hot spots may create reliability issues, while cold spots may lead to poor wetting and opens Component Placement (Floating) If not enough force or over-travel is used during component placement, the component can float on top of the solder paste, resulting in inadequate contact and coverage all around the BGA. Due to solder paste viscosity and rheology, a slow steady placement is recommended to allow solder paste displacement all around the BGA. This will also help to reduce bridging risk and minimize solder ball formation Equipment / Conveyor Vibration During reflow, equipment vibration can be a source of solder displacement. This is a potential cause of non-wets if adequate contact between the solder paste and BGA is lost. Loss of contact reduces the effectiveness of the flux activator for reducing BGA oxidation Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 8 of 10

9 8.3. Shorts/Bridges Placement Speed Placement speed shall be slow enough to allow solder paste material to deform and move around the BGA and not be pushed out abruptly and cause solder to bridge with adjacent solder paste Solder Volume Solder volume and wider stencil openings shall be controlled such that there is a minimum distance between each BGA ball before reflow. During setup, components can be X-rayed before reflow to inspect and optimize the gap between BGA balls Placement Accuracy BGA balls shall be placed within 50 µm of the board pad true center. If a BGA ball comes in contact with solder paste on two adjacent pads, the self centering effect may drag some of the solder and cause a bridge Stencil Smearing Solder paste may smear between the stencil and the board. Once the paste begins to smear, more solder will run between the stencil because the solder spheres prevent good gasketing of the stencil to board. Visual inspection for smearing before component placement should be performed Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 9 of 10

10 Contact Information Inphi Corporation 112 S. Lakeview Canyon Rd., Suite 100 Westlake Village, CA Phone: (805) Fax: (805) Visit us on the Internet at: For each customer application, customer s technical experts must validate all parameters. Inphi Corporation reserves the right to change product specifications contained herein without prior notice. No liability is assumed as a result of the use or application of this product. No circuit patent licenses are implied. Contact Inphi Corporation s marketing department for the latest information regarding this product. Version Updates Version 1.0 (dated ) Initial Release From Version 1.0 to 1.1 (dated ) 1. Added imb02-gs02 / imb02-gs02a part to Table 2 (page 3). 2. Added diagram to Figure 4 for Thermocouple Location: b) flip chip (page 3) Solder Reflow Guidelines_AN_Ver1.1 INPHI PROPRIETARY Page 10 of 10

RoHS-Compliant Through-Hole VI Chip Soldering Recommendations

RoHS-Compliant Through-Hole VI Chip Soldering Recommendations APPLICATION NOTE AN:017 RoHS-Compliant Through-Hole VI Chip Soldering Recommendations Ankur Patel Associate Product Line Engineer Contents Page Introduction 1 Wave Soldering 1 Hand Soldering 4 Pin/Lead

More information

Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view. Rev. 1.

Molded. By July. A chip scale. and Omega. Guidelines. layer on the silicon chip. of mold. aluminum or. Bottom view.  Rev. 1. Application Note PAC-006 By J. Lu, Y. Ding, S. Liu, J. Gong, C. Yue July 2012 Molded Chip Scale Package Assembly Guidelines Introduction to Molded Chip Scale Package A chip scale package (CSP) has direct

More information

Solder Reflow Guide for Surface Mount Devices

Solder Reflow Guide for Surface Mount Devices June 2015 Introduction Technical Note TN1076 This technical note provides general guidelines for a solder reflow and rework process for Lattice surface mount products. The data used in this document is

More information

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages Prepared by: Denise Thienpont, Steve St. Germain ON Semiconductor APPLICATION NOTE Introduction ON Semiconductor has introduced an expanded

More information

PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices

PCB Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Assembly Guidelines for Intersil Wafer Level Chip Scale Package Devices Introduction There is an industry-wide trend towards using the smallest package possible for a given pin count. This is driven primarily

More information

Introduction to the Plastic Ball Grid Array (PBGA)

Introduction to the Plastic Ball Grid Array (PBGA) Introduction to the Plastic Ball Grid Array (PBGA) Q1, 2008 Terry Burnette Dec. 15, 2005 Presentation Outline PBGA Introduction and Package Description PC Board Design for PBGA PBGA Assembly PBGA Solder

More information

Customer Service Note Lead Frame Package User Guidelines

Customer Service Note Lead Frame Package User Guidelines Customer Service Note Lead Frame Package User Guidelines CSN30: Lead Frame Package User Guidelines Introduction Introduction When size constraints allow, the larger-pitched lead-frame-based package design

More information

Flip Chip Package Qualification of RF-IC Packages

Flip Chip Package Qualification of RF-IC Packages Flip Chip Package Qualification of RF-IC Packages Mumtaz Y. Bora Peregrine Semiconductor San Diego, Ca. 92121 mbora@psemi.com Abstract Quad Flat Pack No Leads (QFNs) are thermally enhanced plastic packages

More information

PCB Quality Inspection. Student Manual

PCB Quality Inspection. Student Manual PCB Quality Inspection Student Manual Unit 2: Inspection Overview Section 2.1: Purpose of Inspection What Is The Purpose of Inspection? There are 2 reasons why Inspection is performed: o To verify the

More information

Rework stations: Meeting the challenges of lead-free solders

Rework stations: Meeting the challenges of lead-free solders Rework stations: Meeting the challenges of lead-free solders Market forces, particularly legislation against the use of lead in electronics, have driven electronics manufacturers towards lead-free solders

More information

Selective Soldering Defects and How to Prevent Them

Selective Soldering Defects and How to Prevent Them Selective Soldering Defects and How to Prevent Them Gerjan Diepstraten Vitronics Soltec BV Introduction Two major issues affecting the soldering process today are the conversion to lead-free soldering

More information

Technical Note Recommended Soldering Parameters

Technical Note Recommended Soldering Parameters Technical Note Recommended Soldering Parameters Introduction Introduction The semiconductor industry is moving toward the elimination of Pb from packages in accordance with new international regulations.

More information

Assembly of LPCC Packages AN-0001

Assembly of LPCC Packages AN-0001 Assembly of LPCC Packages AN-0001 Surface Mount Assembly and Handling of ANADIGICS LPCC Packages 1.0 Overview ANADIGICS power amplifiers are typically packaged in a Leadless Plastic Chip Carrier (LPCC)

More information

Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon Technologies AG All Rights Reserved.

Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon Technologies AG All Rights Reserved. Recommendations for Printed Circuit Board Assembly of Infineon Laminate Packages Additional Information DS1 2012-03 Edition 2012-032 Published by Infineon Technologies AG 81726 Munich, Germany 2013 Infineon

More information

Good Boards = Results

Good Boards = Results Section 2: Printed Circuit Board Fabrication & Solderability Good Boards = Results Board fabrication is one aspect of the electronics production industry that SMT assembly engineers often know little about.

More information

Lead-free Defects in Reflow Soldering

Lead-free Defects in Reflow Soldering Lead-free Defects in Reflow Soldering Author: Peter Biocca, Senior Development Engineer, Kester, Des Plaines, Illinois. Telephone 972.390.1197; email pbiocca@kester.com February 15 th, 2005 Lead-free Defects

More information

PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES

PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES PRINTED CIRCUIT BOARD SURFACE FINISHES - ADVANTAGES AND DISADVANTAGES By Al Wright, PCB Field Applications Engineer Epec Engineered Technologies Anyone involved within the printed circuit board (PCB) industry

More information

Bob Willis leadfreesoldering.com

Bob Willis leadfreesoldering.com Assembly of Flexible Circuits with Lead-Free Solder Alloy Bob Willis leadfreesoldering.com Introduction to Lead-Free Assembly Video Clips Component www.bobwillis.co.uk/lead/videos/components.rm Printed

More information

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern

More information

8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages

8-bit Atmel Microcontrollers. Application Note. Atmel AVR211: Wafer Level Chip Scale Packages Atmel AVR211: Wafer Level Chip Scale Packages Features Allows integration using the smallest possible form factor Packaged devices are practically the same size as the die Small footprint and package height

More information

Auditing Contract Manufacturing Processes

Auditing Contract Manufacturing Processes Auditing Contract Manufacturing Processes Greg Caswell and Cheryl Tulkoff Introduction DfR has investigated multiple situations where an OEM is experiencing quality issues. In some cases, the problem occurs

More information

PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages

PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages PCB Land Pattern Design and Surface Mount Guidelines for QFN Packages Technical Brief 389 Authors: Mark Kwoka and Jim Benson Introduction Intersil's Quad Flat No Lead (QFN) package family offering is a

More information

17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie

17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie 17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie 1. Introduction Lead is the toxic heavy metal which is

More information

How do you create a RoHS Compliancy-Lead-free Roadmap?

How do you create a RoHS Compliancy-Lead-free Roadmap? How do you create a RoHS Compliancy-Lead-free Roadmap? When a company begins the transition to lead-free it impacts the whole organization. The cost of transition will vary and depends on the number of

More information

Designing with High-Density BGA Packages for Altera Devices

Designing with High-Density BGA Packages for Altera Devices 2014.12.15 Designing with High-Density BGA Packages for Altera Devices AN-114 Subscribe As programmable logic devices (PLDs) increase in density and I/O pins, the demand for small packages and diverse

More information

Measuring of the Temperature Profile during the Reflow Solder Process Application Note

Measuring of the Temperature Profile during the Reflow Solder Process Application Note Measuring of the Temperature Profile during the Reflow Solder Process Application Note Abstract With reference to the application note Further Details on lead free reflow soldering of LEDs the present

More information

APPLICATION NOTE PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages

APPLICATION NOTE PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages APPLICATION NOTE PCB Design and SMT Assembly/Rework Guidelines for MCM-L Packages REVISION HISTORY Revision Level Date Description A August 2001 Initial Release B January 17, 2002 C July 18, 2002 D July

More information

Application Note. Soldering Methods and Procedures for 1st and 2nd Generation Power Modules. Overview. Analysis of a Good Solder Joint

Application Note. Soldering Methods and Procedures for 1st and 2nd Generation Power Modules. Overview. Analysis of a Good Solder Joint Soldering Methods and Procedures for 1st and 2nd Generation Power Modules Overview This document is intended to provide guidance in utilizing soldering practices to make high quality connections of Vicor

More information

SMT Troubleshooting Guide

SMT Troubleshooting Guide SMT Troubleshooting Guide Easy-to-use advice for common SMT assembly issues. Cookson Electronics Troubleshooting Guide Table of Contents With this easy-to-use Troubleshooting Guide, you can learn to troubleshoot

More information

Electronic Board Assembly

Electronic Board Assembly Electronic Board Assembly ERNI Systems Technology Systems Solutions - a one stop shop - www.erni.com Contents ERNI Systems Technology Soldering Technologies SMT soldering THR soldering THT soldering -

More information

Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies

Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies Application Note AN-0994 Maximizing the Effectiveness of your SMD Assemblies Table of Contents Page Method...2 Thermal characteristics of SMDs...2 Adhesives...4 Solder pastes...4 Reflow profiles...4 Rework...6

More information

How to avoid Layout and Assembly got chas with advanced packages

How to avoid Layout and Assembly got chas with advanced packages How to avoid Layout and Assembly got chas with advanced packages Parts and pitch get smaller. Pin counts get larger. Design cycles get shorter. BGA, MicroBGA, QFN, DQFN, CSP packages are taking the design

More information

HOT BAR REFLOW SOLDERING FUNDAMENTALS. A high quality Selective Soldering Technology

HOT BAR REFLOW SOLDERING FUNDAMENTALS. A high quality Selective Soldering Technology HOT BAR REFLOW SOLDERING FUNDAMENTALS A high quality Selective Soldering Technology Content 1. Hot Bar Reflow Soldering Introduction 2. Application Range 3. Process Descriptions > Flex to PCB > Wire to

More information

BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com

BGA - Ball Grid Array Inspection Workshop. Bob Willis leadfreesoldering.com BGA - Ball Grid Array Inspection Workshop Bob Willis leadfreesoldering.com Mixed Technology Assembly Processes Adhesive Dispensing Component Placement Adhesive Curing Turn Boar Over Conventional Insertion

More information

ALPHA OL-107F-A ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, NO-CLEAN, LEAD-FREE SOLDER PASTE

ALPHA OL-107F-A ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, NO-CLEAN, LEAD-FREE SOLDER PASTE T E C H N I C A L B U L L E T I N ALPHA OL-107F-A ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, NO-CLEAN, LEAD-FREE SOLDER PASTE DESCRIPTION ALPHA OL-107F-A is a lead-free, Zero-halogen

More information

PIN IN PASTE APPLICATION NOTE. www.littelfuse.com

PIN IN PASTE APPLICATION NOTE. www.littelfuse.com PIN IN PASTE APPLICATION NOTE 042106 technical expertise and application leadership, we proudly introduce the INTRODUCTION The Pin in Paste method, also called through-hole reflow technology, has become

More information

Ball Grid Array (BGA) Technology

Ball Grid Array (BGA) Technology Chapter E: BGA Ball Grid Array (BGA) Technology The information presented in this chapter has been collected from a number of sources describing BGA activities, both nationally at IVF and reported elsewhere

More information

What is surface mount?

What is surface mount? A way of attaching electronic components to a printed circuit board The solder joint forms the mechanical and electrical connection What is surface mount? Bonding of the solder joint is to the surface

More information

Lead-free Wave Soldering Some Insight on How to Develop a Process that Works

Lead-free Wave Soldering Some Insight on How to Develop a Process that Works Lead-free Wave Soldering Some Insight on How to Develop a Process that Works Author: Peter Biocca, Senior Market Development Engineer, Kester, Des Plaines, Illinois. Telephone: 972.390.1197; email pbiocca@kester.com

More information

AN-617 Application Note

AN-617 Application Note One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Wafer Level Chip Scale Package by the Wafer Level Package Development Team GENERAL DESCRIPTION

More information

Printed Circuit Design Tutorial

Printed Circuit Design Tutorial Printed Circuit Design Tutorial By Gold Phoenix Technology Tech Center, sales@goldphoenixpcb.biz Gold Phoenix has been sale PCB board in North America since 2003, during these years we received a lot of

More information

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION JEDEC STANDARD Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing JESD22-A113F (Revision of JESD22A113E, March 2006) OCTOBER 2008 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION

More information

Flex Circuit Design and Manufacture.

Flex Circuit Design and Manufacture. Flex Circuit Design and Manufacture. Hawarden Industrial Park, Manor Lane, Deeside, Flintshire, CH5 3QZ Tel 01244 520510 Fax 01244 520721 Sales@merlincircuit.co.uk www.merlincircuit.co.uk Flex Circuit

More information

Lead-Free Rework Optimization Project

Lead-Free Rework Optimization Project Lead-Free Rework Optimization Project Project Co-Chairs: Jasbir Bath, Flextronics International Craig Hamilton, Celestica IPC APEX 2008 Background Reliability tests in the previous inemi lead-free assembly

More information

Product Specification

Product Specification Product Specification Model No.: DC-240-L01-00-TR Description: H=3.00mm Horizontal SMD DC Power Jacks Pin Shaft Diameter: 0.65mm Packing Method: Tape & Reel (600pcs./R) 1. General 1a. Scope The jacks should

More information

How To Clean A Copper Board With A Socket On It (Ios)

How To Clean A Copper Board With A Socket On It (Ios) Den-on Rework Reference Process for Desktop platform and new Intel Socket LGA-1156 using the Den-on BGA rework station RD-500II and III *This document shows the whole process on how to repair the Intel

More information

Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region

Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region Solutions without Boundaries PCB Surface Finishes Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region 1 Notice Notification of Proprietary Information: This document contains proprietary

More information

For board-to-fpc. Narrow Pitch Connectors (0.35mm pitch)

For board-to-fpc. Narrow Pitch Connectors (0.35mm pitch) For board-to-fpc Narrow Pitch Connectors (0.35mm pitch) S35 Series New FEATURES 1. 1.7 mm wide slim two-piece type connector Mated height 0.6 mm Smaller compared to A4F series Width: Approx. 44% down

More information

LEAD FREE HALOGENFREE. Würth Elektronik PCB Design Conference 2007. Lothar Weitzel 2007 Seite 1

LEAD FREE HALOGENFREE. Würth Elektronik PCB Design Conference 2007. Lothar Weitzel 2007 Seite 1 LEAD FREE HALOGENFREE Würth Elektronik PCB Design Conference 2007 Lothar Weitzel 2007 Seite 1 Content Solder surfaces/overview Lead free soldering process requirements/material parameters Different base

More information

ALPHA CVP-390 - NO-CLEAN, LEAD-FREE SOLDER PASTE ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, SAC305 AND LOW AG CAPABLE.

ALPHA CVP-390 - NO-CLEAN, LEAD-FREE SOLDER PASTE ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, SAC305 AND LOW AG CAPABLE. T E C H N I C A L B U L L E T I N ALPHA CVP-390 - NO-CLEAN, LEAD-FREE SOLDER PASTE ZERO-HALOGEN, LOW VOIDS, FINE FEATURE, EXCELLENT PIN TEST PERFORMANCE, SAC305 AND LOW AG CAPABLE. DESCRIPTION ALPHA CVP-390

More information

Application Note AN-1170. Audio Power Quad Flat No-Lead (PQFN) Board Mounting Application Note

Application Note AN-1170. Audio Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Application Note AN-1170 Audio Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Table of Contents Page Device construction...2 Design considerations...3 Assembly considerations...4 Mechanical

More information

TN0991 Technical note

TN0991 Technical note Technical note Description of WLCSP for STMicroelectronics EEPROMs and recommendations for use Introduction This document describes the 5 and 8-bump WLCSPs (wafer level chip size package) used for STMicroelectronics

More information

TAIYO PSR-4000 AUS703

TAIYO PSR-4000 AUS703 TAIYO PSR-4000 AUS703 LIQUID PHOTOIMAGEABLE SOLDER MASK Designed for Flip Chip Packaging Applications Halogen-Free (300ppm) Excellent Thermal and Crack Resistance Low Water Absorption RoHS Compliant Excellent

More information

Quad Flat Package (QFP)

Quad Flat Package (QFP) Freescale Semiconductor Application Note AN4388 Rev. 2.0, 2/2014 Quad Flat Package (QFP) 1 Introduction This document provides guidelines for handling and assembly of Freescale QFP packages during Printed

More information

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION JEDEC STANDARD Preconditioning of Nonhermetic Surface Mount Devices Prior to Reliability Testing JESD22-A113D (Revision of JESD22-A113C) AUGUST 2003 JEDEC SOLID STATE TECHNOLOGY ASSOCIATION NOTICE JEDEC

More information

Compliant Terminal Technology Summary Test Report

Compliant Terminal Technology Summary Test Report Engineering Report ER04100 October 5th, 2004 Revision A Copyright Autosplice Inc., September 2004 Table of Contents Summary Overview 3 Compliant Terminal Specifications 3 Test Plan 4 Test Conditions 4

More information

Lead Free Wave Soldering

Lead Free Wave Soldering China - Korea - Singapore- Malaysia - USA - Netherlands - Germany WAVE SELECTIVE REFLOW SOLDERING SOLDERING SOLDERING Lead Free Wave Soldering Ursula Marquez October 18, 23 Wave Soldering Roadmap Parameter

More information

PCB inspection is more important today than ever before!

PCB inspection is more important today than ever before! PCB inspection is more important today than ever before! Industry experts continue to stress the need to inspect hidden solder joints! Figure 1. The BGA package has not been placed into the paste deposit.

More information

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004

How to Build a Printed Circuit Board. Advanced Circuits Inc 2004 How to Build a Printed Circuit Board 1 This presentation is a work in progress. As methods and processes change it will be updated accordingly. It is intended only as an introduction to the production

More information

Handling and Processing Details for Ceramic LEDs Application Note

Handling and Processing Details for Ceramic LEDs Application Note Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.

More information

Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials

Q&A. Contract Manufacturing Q&A. Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials Q&A Q&A for those involved in Contract Manufacturing using Nelco Electronic Materials 1. Do Nelco laminates have any discoloration effects or staining issues after multiple high temperature exposures?

More information

White Paper. Recommendations for Installing Flash LEDs on Flex Circuits. By Shereen Lim. Abstract. What is a Flex Circuit?

White Paper. Recommendations for Installing Flash LEDs on Flex Circuits. By Shereen Lim. Abstract. What is a Flex Circuit? Recommendations for Installing Flash LEDs on Circuits By Shereen Lim White Paper Abstract For the mobile market some PCB assemblies have been converted to flex circuit assemblies, in part because flex

More information

Wafer Level Chip Scale Package (WLCSP)

Wafer Level Chip Scale Package (WLCSP) Freescale Semiconductor Application Note AN3846 Rev. 3.0, 05/2012 Wafer Level Chip Scale Package (WLCSP) 1 Purpose This document provides guidelines to use the Wafer Level Chip Scale Package (WLCSP) to

More information

Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards

Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards Specification for Electroless Nickel/ Electroless Palladium/ Immersion Gold (ENEPIG) Plating for Printed Circuit Boards Developed by the Plating Processes Subcommittee (4-14) of the Fabrication Processes

More information

DRIVING COST OUT OF YOUR DESIGNS THROUGH YOUR PCB FABRICATOR S EYES!

DRIVING COST OUT OF YOUR DESIGNS THROUGH YOUR PCB FABRICATOR S EYES! 4/3/2013 S THROUGH YOUR PCB FABRICATOR S EYES! Brett McCoy Eagle Electronics Schaumburg IL. New England Design and Manufacturing Tech Conference Brett McCoy: Vice President / Director of Sales Circuit

More information

Flexible Circuit Simple Design Guide

Flexible Circuit Simple Design Guide Flexible Circuit Simple Design Guide INDEX Flexible Circuit Board Types and Definitions Design Guides and Rules Process Flow Raw Material Single Side Flexible PCB Single Side Flexible PCB (Cover layer

More information

Soldering And Staking OEpic TOSA/ROSA Flex Circuits To PWBs.

Soldering And Staking OEpic TOSA/ROSA Flex Circuits To PWBs. APP-000010 Rev 03 This application note is intended to give a person involved in the manufacturing engineering of a typical XFP module an overview of the procedures and requirements for soldering an OEpic

More information

COPPER FLEX PRODUCTS

COPPER FLEX PRODUCTS COPPER FLEX PRODUCTS WHY FLEX? Molex ible Printed Circuit Technology is the answer to your most challenging interconnect applications. We are your total solution for ible Printed Circuitry because we design

More information

Application Note AN-1136. Discrete Power Quad Flat No-Lead (PQFN) Board Mounting Application Note

Application Note AN-1136. Discrete Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Application Note AN-1136 Discrete Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Table of Contents Page Introduction...2 Device construction...2 Design considerations...3 Assembly considerations...4

More information

Figure 1 (end) Application Specification 114 13088 provides application requirements for MICTOR Right Angle Connectors for SMT PC Board Applications

Figure 1 (end) Application Specification 114 13088 provides application requirements for MICTOR Right Angle Connectors for SMT PC Board Applications This specification covers requirements for application of MICTOR Vertical Board to Board Plugs and Receptacles designed for pc boards. The connectors have an in row contact spacing on 0.64 [.025] centerlines.

More information

CHAPTER 4 SOLDERING GUIDELINES AND SMD FOOTPRINT DESIGN. page. Introduction 4-2. Axial and radial leaded devices 4-2. Surface-mount devices 4-3

CHAPTER 4 SOLDERING GUIDELINES AND SMD FOOTPRINT DESIGN. page. Introduction 4-2. Axial and radial leaded devices 4-2. Surface-mount devices 4-3 CHAPTER 4 SOLDERING GUIDELINES AND SMD FOOTPRINT DESIGN page Introduction 4-2 Axial and radial leaded devices 4-2 Surface-mount devices 4-3 INTRODUCTION There are two basic forms of electronic component

More information

Surface mount reflow soldering

Surface mount reflow soldering Surface mount reflow soldering Rev. 6 30 July 2012 Application note Document information Info Keywords Abstract Content surface mount, reflow soldering, component handling This application note provides

More information

DSP 215D (Sn/Ag/Cu) LEAD FREE RMA DISPENSING SOLDER PASTE

DSP 215D (Sn/Ag/Cu) LEAD FREE RMA DISPENSING SOLDER PASTE SN/AG/CU. 862 Rev.A TECHNICAL DATA SHEET TECHNICAL SPECIFICATIONS SN/AG/CU. 862 Rev DSP 215D (Sn/Ag/Cu) LEAD FREE RMA DISPENSING SOLDER PASTE CORPORATE HEADQUARTERS USA: 315 Fairbank St. Addison, IL 60101!

More information

The Alphabet soup of IPC Specifications. 340 Raleigh Street Holly Springs, NC 27540

The Alphabet soup of IPC Specifications. 340 Raleigh Street Holly Springs, NC 27540 The Alphabet soup of IPC Specifications 340 Raleigh Street Holly Springs, NC 27540 http://www.circuittechnology.com (919) 552 3434 About the IPC IPC-the electronics industry standard Founded in 1957 as

More information

CYGNAL Application Note

CYGNAL Application Note AN014 - Hand Soldering Tutorial for Fine Pitch QFP Devices Scope CYGNAL Application Note This document is intended to help designers create their initial prototype systems using Cygnal's TQFP and LQFP

More information

Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon Technologies AG All Rights Reserved.

Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon Technologies AG All Rights Reserved. Recommendations for Printed Circuit Board Assembly of Infineon QFN Packages Additional Information DS7, 2012-05 Edition 2012-05 Published by Infineon Technologies AG 81726 Munich, Germany 2012 Infineon

More information

Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies

Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies Thermal Management Solutions for Printed Circuit Boards used in Digital and RF Power Electronics and LED assemblies Sandy Kumar, Ph.D. Director of Technology American Standard Circuits, Inc 3615 Wolf Road

More information

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS

CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS CHAPTER 5. OVERVIEW OF THE MANUFACTURING PROCESS 5.1 INTRODUCTION The manufacturing plant considered for analysis, manufactures Printed Circuit Boards (PCB), also called Printed Wiring Boards (PWB), using

More information

ENIG with Ductile Electroless Nickel for Flex Circuit Applications

ENIG with Ductile Electroless Nickel for Flex Circuit Applications ENIG with Ductile Electroless Nickel for Flex Circuit Applications Yukinori Oda, Tsuyoshi Maeda, Chika Kawai, Masayuki Kiso, Shigeo Hashimoto C.Uyemura & Co., Ltd. George Milad and Donald Gudeczauskas

More information

Flux gel is available in 10 and 30 cc syringes for rework applications Complies with RoHS Directive 2002/95/EC

Flux gel is available in 10 and 30 cc syringes for rework applications Complies with RoHS Directive 2002/95/EC DESCRIPTION ALPHA CVP-390 is a lead-free, Zero-halogen no-clean solder paste designed for applications where residue with excellent pin testing property and ability to pass JIS Copper Corrosion test are

More information

Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA. CTB Hybrids WG ESTEC-22nd May 2007

Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA. CTB Hybrids WG ESTEC-22nd May 2007 Evaluation of Soft Soldering on Aluminium Nitride (AlN) ESTEC Contract No. 19220/05/NL/PA CTB Hybrids WG ESTEC-22nd May 2007 Evaluation of Soft Soldering on AlN Schedule Project presentation Feasibility

More information

DFX - DFM for Flexible PCBs Jeremy Rygate

DFX - DFM for Flexible PCBs Jeremy Rygate DFX - DFM for Flexible PCBs Jeremy Rygate 1 Jeremy Rygate 30 years experience with Front End in the Electronics industry and PCB manufacturing. Experience in advanced PCBs, particularly Flex, Flex-rigid

More information

SURFACE FINISHES. Technical Webinar DELIVERING QUALITY SINCE 1952.

SURFACE FINISHES. Technical Webinar DELIVERING QUALITY SINCE 1952. SURFACE FINISHES Technical Webinar DELIVERING QUALITY SINCE 1952. Overview: The printed circuit board surface finish forms a critical interface between the component to be assembled and the bare PCB. The

More information

DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY

DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY DETECTION OF DEFECT ON FBGA SOLDER BALLS USING X-RAY TECHNOLOGY Pavel Řihák Doctoral Degree Programme (2), FEEC BUT E-mail: xrihak02@stud.feec.vutbr.cz Supervised by: Ivan Szendiuch E-mail: szend@feec.vutbr.cz

More information

Printed Circuits. Danilo Manstretta. microlab.unipv.it/ danilo.manstretta@unipv.it. AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica

Printed Circuits. Danilo Manstretta. microlab.unipv.it/ danilo.manstretta@unipv.it. AA 2012/2013 Lezioni di Tecnologie e Materiali per l Elettronica Lezioni di Tecnologie e Materiali per l Elettronica Printed Circuits Danilo Manstretta microlab.unipv.it/ danilo.manstretta@unipv.it Printed Circuits Printed Circuits Materials Technological steps Production

More information

DSP 618D (Sn/Ag/Cu) LEAD FREE NO CLEAN DISPENSING SOLDER PASTE

DSP 618D (Sn/Ag/Cu) LEAD FREE NO CLEAN DISPENSING SOLDER PASTE SN96.5/AG3.5. 888 Rev.A TECHNICAL DATA SHEET TECHNICAL SPECIFICATIONS SN96.5/AG3.5. 888 Rev DSP 618D (Sn/Ag/Cu) LEAD FREE NO CLEAN DISPENSING SOLDER PASTE CORPORATE HEADQUARTERS USA: 315 Fairbank St. Addison,

More information

Application Note AN-1080. DirectFET Technology Inspection Application Note

Application Note AN-1080. DirectFET Technology Inspection Application Note Application Note AN-1080 DirectFET Technology Inspection Application Note Table of Contents Page Inspection techniques... 3 Examples of good assembly... 3 Summary of rejection criteria... 4 Types of faults...

More information

DESIGN GUIDELINES FOR LTCC

DESIGN GUIDELINES FOR LTCC DESIGN GUIDELINES FOR LTCC HERALOCK HL2000 MATERIALS SYSTEM Preliminary Guideline Release 1.0 CONTENTS 1. INTRODUCTION 1.1. GLOSSARY OF TERMS 1.2. LTCC PROCESS FLOW DIAGRAM 1.3. UNITS OF MEASURE 2. PROCESSING

More information

Features. Typical Applications G9. ProLight PEA2-3FVE 3W Warm White AC LED Technical Datasheet Version: 1.7 1 DS-0042

Features. Typical Applications G9. ProLight PEA2-3FVE 3W Warm White AC LED Technical Datasheet Version: 1.7 1 DS-0042 ProLight PEA2-3FVE 3W Warm White AC LED Technical Datasheet Version: 1.7 Features High Color rendering index Follow ANSI C78.788.2008 Chromaticity co-ordinates High flux per LED Good color uniformity Industry

More information

Mounting Instructions for SP4 Power Modules

Mounting Instructions for SP4 Power Modules Mounting Instructions for SP4 Power Modules Pierre-Laurent Doumergue R&D Engineer Microsemi Power Module Products 26 rue de Campilleau 33 520 Bruges, France Introduction: This application note gives the

More information

IPC/JEDEC J-STD-020C. Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices

IPC/JEDEC J-STD-020C. Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices IPC/JEDEC J-STD-020C Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices Proposed Standard for Ballot January 2004 1 PURPOSE The purpose of this standard is to

More information

SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS

SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS SURFACE FINISHING FOR PRINTED CIRCUIT BOARDS In a world of ever-increasing electronic component complexity and pin count requirements for component packaging, focus is once again on the age-old question

More information

Investigation for Use of Pin in Paste Reflow Process with Combination of Solder Preforms to Eliminate Wave Soldering

Investigation for Use of Pin in Paste Reflow Process with Combination of Solder Preforms to Eliminate Wave Soldering Investigation for Use of Pin in Paste Reflow Process with Combination of Solder Preforms to Eliminate Wave Soldering Guhan Subbarayan, Scott Priore Assembly Sciences and Technology, Cisco Systems, Inc.

More information

White Paper. Modification of Existing NEBS Requirements for Pb-Free Electronics. By Craig Hillman, PhD

White Paper. Modification of Existing NEBS Requirements for Pb-Free Electronics. By Craig Hillman, PhD White Paper Modification of Existing NEBS Requirements for Pb-Free Electronics By Craig Hillman, PhD Executive Summary Thorough review of the relevant NEBS requirements identified several areas of concerns

More information

Solder Joint Temperature and Package Peak Temperature Determining Thermal Limits during Soldering

Solder Joint Temperature and Package Peak Temperature Determining Thermal Limits during Soldering Freescale Semiconductor Application Note Document Number: AN3298 Rev. 0, 07/2006 Solder Joint Temperature and Package Peak Temperature Determining Thermal Limits during Soldering 1 Processability of Integrated

More information

A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058

A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058 A and M Electronics Contract Manufacturing Circuit Board Assembly 25018 Avenue Kearny Valencia, Ca. 91355 (661) 257-3680 or (800) 923-3058 "When Quality Counts, Choose A&M Electronics" SMT, BGA, & Through

More information

GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY

GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY GUIDELINES FOR PRINTED CIRCUIT BOARD ASSEMBLY (PCBA) OF UTAC GROUP S GRID ARRAY PACKAGE (GQFN) AND ITS BOARD LEVEL RELIABILITY Kyaw Ko Lwin*, Daniel Ting Lee Teh, Carolyn Epino Tubillo, Jun Dimaano, Ang

More information

DVD-111C Advanced Hand Soldering Techniques

DVD-111C Advanced Hand Soldering Techniques DVD-111C Advanced Hand Soldering Techniques Below is a copy of the narration for DVD-111C. The contents for this script were developed by a review group of industry experts and were based on the best available

More information

Ceramic Ball Grid Array Packaging, Assembly & Reliability. Freescale Semiconductor

Ceramic Ball Grid Array Packaging, Assembly & Reliability. Freescale Semiconductor Ceramic Ball Grid Array Packaging, Assembly & Reliability 1 Outline for Discussion Why BGA???? CBGA Introduction and Package Description PC Board Design for CBGA CBGA Assembly Rework Board-Level Solder

More information