Future Technology Devices International Ltd. FT232R USB UART IC

Transcription

1 Future Technology evices International Ltd. FT232R USB UART IC The FT232R is a USB to serial UART interface with the following advanced features: Single chip USB to asynchronous serial data transfer interface. Entire USB protocol handled on the chip. o USB specific firmware programming required. Fully integrated 1024 bit EEPROM storing device descriptors and CBUS I/O configuration. Fully integrated USB termination resistors. Fully integrated clock generation with no external crystal required plus optional clock output selection enabling a glue-less interface to external MCU or FPA. ata transfer rates from 300 baud to 3 Mbaud (RS422, RS485, RS232) at TTL levels. 128 byte receive buffer and 256 byte transmit buffer utilising buffer smoothing technology to allow for high data throughput. FTI s royalty-free Virtual Com Port (VCP) and irect (2XX) drivers eliminate the requirement for USB driver development in most cases. Unique USB FTIChip-I feature. Configurable CBUS I/O pins. Transmit and receive LE drive signals. UART interface support for 7 or 8 data bits, 1 or 2 stop bits and odd / even / mark / space / no parity FIFO receives and transmits buffers for high data throughput. Synchronous and asynchronous bit bang interface options with R# and WR# strobes. evice supplied pre-programmed with unique USB serial number. Supports bus powered, self-powered and highpower bus powered USB configurations. Integrated +3.3V level converter for USB I/O. Integrated level converter on UART and CBUS for interfacing to between +1.8V and +5V logic. True 5V/3.3V/2.8V/1.8V CMOS drive output and TTL input. Configurable I/O pin output drive strength. Integrated power-on-reset circuit. Fully integrated AVCC supply filtering - no external filtering required. UART signal inversion option. +3.3V (using external oscillator) to +5.25V (internal oscillator) Single Supply Operation. Low operating and USB suspend current. Low USB bandwidth consumption. UHCI/OHCI/EHCI host controller compatible. USB 2.0 Full Speed compatible. -40 C to 85 C extended operating temperature range. Available in compact Pb-free 28 Pin SSOP and QF-32 packages (both RoHS compliant). either the whole nor any part of the information c ontained in, or the produc t des c ribed in this manual, may be adapted or re produc ed in any material or elec tronic form without the prior written c ons ent of the c opyright holder. T his produc t and its doc umentation are s upplied on an as -is bas is and no warranty as to their s uitability for any partic ular purpose is either made or implied. Future T e chnology evic es I nternational Ltd will not ac c ept any c laim for damages hows oever aris ing as a res ult of us e or failure of this produ c t. Y our s tatutory rights are not affec ted. T his product or any variant of it is not intended for us e in any medic al appli anc e, devic e or s ys tem in whic h the failure of the produc t might reas onably be expec ted to res ult in pers onal injury. T his doc ument provides preliminar y information that may be s ubjec t to c hange without notice. o freedom to us e patents or other intellectu al property rights is implied by the public ation of this doc ument. Future T ec hnology evic es I nternational Ltd, Unit 1, 2 Seaward Place, Centurion Business Park, lasgow 41 1HH U nited Kingdom. Sc otland Regis tered C ompany umber: SC Copyright 2015 Future Technology evices International Limited 1

2 1 Typical Applications USB to RS232/RS422/RS485 Converters USB Industrial Control Upgrading Legacy Peripherals to USB USB MP3 Player Interface Cellular and Cordless Phone USB data transfer cables and interfaces Interfacing MCU/PL/FPA based designs to USB USB Audio and Low Bandwidth Video data transfer USB FLASH Card Reader and Writers Set Top Box PC - USB interface USB igital Camera Interface USB Hardware Modems USB Wireless Modems PA to USB data transfer USB Bar Code Readers USB Smart Card Readers USB Instrumentation USB Software and Hardware Encryption ongles 1.1 river Support Royalty free VIRTUAL COM PORT (VCP) RIVERS for... Windows 10 32,64-bit Windows 8/8.1 32,64-bit Windows 7 32,64-bit Windows Vista and Vista 64-bit Windows XP and XP 64-bit Windows 98, 98SE, ME, 2000, Server 2003, XP, Server 2008 and server 2012 R2 Windows XP Embedded Windows CE 4.2, 5.0 and 6.0 Mac OS 8/9, OS-X Linux 2.4 and greater Royalty free 2XX irect rivers (USB rivers + LL S/W Interface) Windows 10 32,64-bit Windows 8/8.1 32,64-bit Windows 7 32,64-bit Windows Vista and Vista 64-bit Windows XP and XP 64-bit Windows 98, 98SE, ME, 2000, Server 2003, XP, Server 2008 and server 2012 R2 Windows XP Embedded Windows CE 4.2, 5.0 and 6.0 Linux 2.4 and greater Android(J2xx) The drivers listed above are all available to download for free from FTI website ( Various 3rd party drivers are also available for other operating systems - see FTI website ( for details. For driver installation, please refer to Copyright 2015 Future Technology evices International Limited 2

3 1.2 Part umbers Part umber FT232RQ-xxxx FT232RL-xxxx Package 32 Pin QF 28 Pin SSOP ote: Packing codes for xxxx is: - Reel: Taped and Reel, (SSOP is 2,000pcs per reel, QF is 6,000pcs per reel). - Tube: Tube packing, 47pcs per tube (SSOP only) - Tray: Tray packing, 490pcs per tray (QF only) For example: FT232RQ-Reel is 6,000pcs taped and reel packing 1.3 USB Compliant The FT232R is fully compliant with the USB 2.0 specification and has been given the USB-IF Test-I (TI) (Rev B) and (Rev C). Copyright 2015 Future Technology evices International Limited 3

4 2 FT232R Block iagram VCC SLEEP# 48MHz Baud Rate enerator 3V3OUT USBP USBM 3.3 Volt LO Regulator USB Transceiver with Integrated Series Resistors and 1.5K Pullup Serial Interface Engine ( SIE ) FIFO RX Buffer USB Protocol Engine Internal EEPROM UART FIFO Controller UART Controller with Programmable Signal Inversion BUS0 BUS1 BUS2 BUS3 BUS4 BUS5 BUS6 BUS7 CBUS0 CBUS1 CBUS2 CBUS3 CBUS4 USB PLL 3V3OUT OSCO (optional) OCSI (optional) Internal 12MHz Oscillator x4 Clock Multiplier FIFO TX Buffer 48MHz RESET# To USB Transeiver Cell Reset enerator TEST Figure 2.1 FT232R Block iagram For a description of each function please refer to Section 4. Copyright 2015 Future Technology evices International Limited 4

5 Table of Contents FT232R USB UART IC atasheet 1 Typical Applications river Support Part umbers USB Compliant FT232R Block iagram evice Pin Out and Signal escription L SSOP Package SSOP Package Pin Out escription QF-32 Package QF-32 Package Signal escription CBUS Signal Options Function escription Key Features Functional Block escriptions evices Characteristics and Ratings Absolute Maximum Ratings C Characteristics EEPROM Reliability Characteristics Internal Clock Characteristics Thermal Characteristics USB Power Configurations USB Bus Powered Configuration Self Powered Configuration USB Bus Powered with Power Switching Configuration USB Bus Powered with Selectable External Logic Supply Application Examples USB to RS232 Converter USB to RS485 Converter USB to RS422 Converter USB to MCU UART Interface...31 Copyright 2015 Future Technology evices International Limited 5

6 7.5 LE Interface Using the External Oscillator Internal EEPROM Configuration Package Parameters SSOP-28 Package imensions QF-32 Package imensions QF-32 Package Typical Pad Layout QF-32 Package Typical Solder Paste iagram Solder Reflow Profile Alternative Parts Contact Information Appendix A References ocument References...43 Acronyms and Abbreviations...43 Appendix B List of Figures and Tables List of Figures...44 List of Tables...44 Appendix C Revision History Copyright 2015 Future Technology evices International Limited 6

7 3 evice Pin Out and Signal escription L SSOP Package FT232R USB UART IC atasheet TX TR# RTS# VCCIO RX RI# C SR# C# CTS# CBUS4 CBUS2 CBUS3 1 FT232RL XXXXXXXXXXXX YYXX-A 28 FTI OSCO OSCI TEST A C CBUS0 CBUS1 VCC RESET# 3V3OUT USBM USBP VCCIO VCC USBM USBP C RESET# C OSCI OSCO 3V3OUT A FT232RL T E S T TX RX RTS# CTS# TR# SR# C# RI# CBUS0 CBUS1 CBUS2 CBUS3 CBUS Figure 3.1 SSOP Package Pin Out and Schematic Symbol 3.2 SSOP Package Pin Out escription ote: The convention used throughout this document for active low signals is the signal name followed by# Pin o. ame Type escription 15 USBP I/O USB ata Signal Plus, incorporating internal series resistor and 1.5kΩ pull up resistor to 3.3V. 16 USBM I/O USB ata Signal Minus, incorporating internal series resistor. Table 3.1 USB Interface roup Pin o. ame Type escription 4 VCCIO PWR +1.8V to +5.25V supply to the UART Interface and CBUS group pins (1...3, 5, 6, , 22, 23). In USB bus powered designs connect this pin to 3V3OUT pin to drive out at +3.3V levels, or connect to VCC to drive out at 5V CMOS level. This pin can also be supplied with an external +1.8V to +2.8V supply in order to drive outputs at lower levels. It should be noted that in this case this supply should originate from the same source as the supply to VCC. This means that in bus powered designs a regulator which is supplied by the +5V on the USB bus should Copyright 2015 Future Technology evices International Limited 7

8 Pin o. ame Type escription be used. 7, 18, 21 PWR evice ground supply pins 17 3V3OUT Output +3.3V output from integrated LO regulator. This pin should be decoupled to ground using a 100nF capacitor. The main use of this pin is to provide the internal +3.3V supply to the USB transceiver cell and the internal 1.5kΩ pull up resistor on USBP. Up to 50mA can be drawn from this pin to power external logic if required. This pin can also be used to supply the VCCIO pin. 20 VCC PWR +3.3V to +5.25V supply to the device core. (see ote 1) 25 A PWR evice analogue ground supply for internal clock multiplier Table 3.2 Power and round roup Pin o. ame Type escription 8, 24 C C o internal connection 19 RESET# Input 26 TEST Input 27 OSCI Input 28 OSCO Output Active low reset pin. This can be used by an external device to reset the FT232R. If not required can be left unconnected, or pulled up to VCC. Puts the device into IC test mode. Must be tied to for normal operation, otherwise the device will appear to fail. Input 12MHz Oscillator Cell. Optional Can be left unconnected for normal operation. (see ote 2) Output from 12MHZ Oscillator Cell. Optional Can be left unconnected for normal operation if internal Oscillator is used. (see ote 2) Table 3.3 Miscellaneous Signal roup Pin o. ame Type escription 1 TX Output Transmit Asynchronous ata Output. 2 TR# Output ata Terminal Ready Control Output / Handshake Signal. 3 RTS# Output Request to Send Control Output / Handshake Signal. 5 RX Input Receiving Asynchronous ata Input. 6 RI# Input Ring Indicator Control Input. When remote wake up is enabled in the internal EEPROM taking RI# low (20ms active low pulse) can be used to resume the PC USB host controller from suspend. 9 SR# Input ata Set Ready Control Input / Handshake Signal. 10 C# Input ata Carrier etect Control Input. Copyright 2015 Future Technology evices International Limited 8

9 Pin o. ame Type escription 11 CTS# Input Clear To Send Control Input / Handshake Signal. 12 CBUS4 I/O 13 CBUS2 I/O 14 CBUS3 I/O 22 CBUS1 I/O 23 CBUS0 I/O Configurable CBUS output only Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is SLEEP#. See CBUS Signal Options, Table Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is TXE. See CBUS Signal Options, Table Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is PWRE#. See CBUS Signal Options, Table PWRE# should be used with a 10kΩ resistor pull up. Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is RXLE#. See CBUS Signal Options, Table Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is TXLE#. See CBUS Signal Options, Table Table 3.4 UART Interface and CUSB roup (see note 3) otes: 1. The minimum operating voltage VCC must be +4.0V (could use VBUS=+5V) when using the internal clock generator. Operation at +3.3V is possible using an external crystal oscillator. 2. For details on how to use an external crystal, ceramic resonator, or oscillator with the FT232R, please refer Section When used in Input Mode, the input pins are pulled to VCCIO via internal 200kΩ resistors. These pins can be programmed to gently pull low during USB suspend (PWRE# = 1 ) by setting an option in the internal EEPROM. Copyright 2015 Future Technology evices International Limited 9

10 3.3 QF-32 Package A 24 C 23 CBUS0 22 CBUS VCC 19 RESET# YYXX-A XXXXXXX FT232RQ 9 16 C TEST FTI OSCI OSCO C TX TR# RTS# VCCIO 2 RX 3 RI# 4 5 C 6 SR# 7 C# 8 CTS# VCCIO VCC USBM USBP C C C C C RESET# C OSCI OSCO 3V3OUT A FT232RQ T E S T TX RX RTS# CTS# TR# SR# C# RI# CBUS0 CBUS1 CBUS2 CBUS3 CBUS CBUS4 CBUS2 CBUS3 C C USBP USBM 3V3OUT Figure 3.2 QF-32 Package Pin Out and schematic symbol 3.4 QF-32 Package Signal escription Pin o. ame Type escription 14 USBP I/O USB ata Signal Plus, incorporating internal series resistor and 1.5kΩ pull up resistor to +3.3V. 15 USBM I/O USB ata Signal Minus, incorporating internal series resistor. Table 3.5 USB Interface roup Pin o. ame Type escription 1 VCCIO PWR +1.8V to +5.25V supply for the UART Interface and CBUS group pins (2,3, 6,7,8,9,10,11,21,22,30,31,32). In USB bus powered designs connect this pin to 3V3OUT to drive out at +3.3V levels, or connect to VCC to drive out at +5V CMOS level. This pin can also be supplied with an external +1.8V to +2.8V supply in order to drive out at lower levels. It should be noted that in this case this supply should originate from the same source as the supply to VCC. This means that in bus Copyright 2015 Future Technology evices International Limited 10

11 Pin o. ame Type escription 4, 17, 20 PWR evice ground supply pins. powered designs a regulator which is supplied by the +5V on the USB bus should be used. 16 3V3OUT Output +3.3V output from integrated LO regulator. This pin should be decoupled to ground using a 100nF capacitor. The purpose of this output is to provide the internal +3.3V supply to the USB transceiver cell and the internal 1.5kΩ pull up resistor on USBP. Up to 50mA can be drawn from this pin to power external logic if required. This pin can also be used to supply the VCCIO pin. 19 VCC PWR +3.3V to +5.25V supply to the device core. (See ote 1). 24 A PWR evice analogue ground supply for internal clock multiplier. Table 3.6 Power and round roup Pin o. ame Type escription 5, 12, 13, 23, 25, 29 C C o internal connection. o not connect. 18 RESET# Input 26 TEST Input 27 OSCI Input 28 OSCO Output Active low reset. Can be used by an external device to reset the FT232R. If not required can be left unconnected, or pulled up to VCC. Puts the device into IC test mode. Must be tied to for normal operation, otherwise the device will appear to fail. Input 12MHz Oscillator Cell. Optional Can be left unconnected for normal operation. (See ote 2). Output from 12MHZ Oscillator Cell. Optional Can be left unconnected for normal operation if internal Oscillator is used. (See ote 2). Table 3.7 Miscellaneous Signal roup Pin o. ame Type escription 30 TX Output Transmit Asynchronous ata Output. 31 TR# Output ata Terminal Ready Control Output / Handshake Signal. 32 RTS# Output Request to Send Control Output / Handshake Signal. 2 RX Input Receiving Asynchronous ata Input. 3 RI# Input Ring Indicator Control Input. When remote wake up is enabled in the internal EEPROM taking RI# low (20ms active low pulse) can be used to resume the PC USB host controller from suspend. 6 SR# Input ata Set Ready Control Input / Handshake Signal. 7 C# Input ata Carrier etect Control Input. Copyright 2015 Future Technology evices International Limited 11

12 Pin o. ame Type escription 8 CTS# Input Clear To Send Control Input / Handshake Signal. 9 CBUS4 I/O 10 CBUS2 I/O 11 CBUS3 I/O Configurable CBUS output only Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is SLEEP#. See CBUS Signal Options, Table Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is TXE. See CBUS Signal Options, Table Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is PWRE#. See CBUS Signal Options, Table PWRE# should be used with a 10kΩ resistor pull up. 21 CBUS1 I/O 22 CBUS0 I/O Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is RXLE#. See CBUS Signal Options, Table Configurable CBUS I/O Pin. Function of this pin is configured in the device internal EEPROM. Factory default configuration is TXLE#. See CBUS Signal Options, Table otes: Table 3.8 UART Interface and CBUS roup (see note 3) 1. The minimum operating voltage VCC must be +4.0V (could use VBUS=+5V) when using the internal clock generator. Operation at +3.3V is possible using an external crystal oscillator. 2. For details on how to use an external crystal, ceramic resonator, or oscillator with the FT232R, please refer to Section When used in Input Mode, the input pins are pulled to VCCIO via internal 200kΩ resistors. These pins can be programmed to gently pull low during USB suspend (PWRE# = 1 ) by setting an option in the internal EEPROM. Copyright 2015 Future Technology evices International Limited 12

13 3.5 CBUS Signal Options The following options can be configured on the CBUS I/O pins. CBUS signal options are common to both package versions of the FT232R. These options can be configured in the internal EEP ROM using the software utility FT_PPRO or MPRO, which can be downloaded from the FTI Utilities ( The default configuration is described in Section 8. CBUS Signal Option Available On CBUS Pin escription TXE CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 Enable transmit data for RS485 PWRE# CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 Output is low after the device has been configured by USB, then high during USB suspending mode. This output can be used to control power to external logic P-Channel logic level MOSFET switch. Enable the interface pull-down option when using the PWRE# in this way.* TXLE# CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 Transmit data LE drive: ata from USB Host to FT232R. Pulses low when transmitting data via USB. See Section 7.5 for more details. RXLE# CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 Receive data LE drive: ata from FT232R to USB Host. Pulses low when receiving data via USB. See Section 7.5 for more details. TX&RXLE# CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 LE drive pulses low when transmitting or receiving data via USB. See Section 7.5 for more details. SLEEP# CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 oes low during USB suspend mode. Typically used to power down an external TTL to RS232 level converter IC in USB to RS232 converter designs. CLK48 CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 48MHz ±0.7% Clock output. ** CLK24 CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 24 MHz Clock output.** CLK12 CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 12 MHz Clock output.** CLK6 CBUS0, CBUS1, CBUS2, CBUS3, CBUS4 6 MHz ±0.7% Clock output. ** CBitBangI/O CBUS0, CBUS1, CBUS2, CBUS3 CBUS bit bang mode option. Allows up to 4 of the CBUS pins to be used as general purpose I/O. Configured individually for CBUS0, CBUS1, CBUS2 and CBUS3 in the internal EEPROM. A separate application note, A232R-01, available from FTI website ( describes in more detail how to use CBUS bit bang mode. BitBangWRn BitBangRn CBUS0, CBUS1, CBUS2, CBUS3 CBUS0, CBUS1, CBUS2, CBUS3 Synchronous and asynchronous bit bang mode WR# strobe output. Synchronous and asynchronous bit bang mode R# strobe output. Table 3.9 CBUS Configuration Control * PWRE# must be used with a 10kΩ resistor pull up. **When in USB suspend mode the outputs clocks are also suspended. Copyright 2015 Future Technology evices International Limited 13

14 4 Function escription The FT232R is a USB to serial UART interface device which simplifies USB to serial designs and reduces external component count by fully integrating an external EEPROM, USB termination resistors and an integrated clock circuit which requires no external crystal, into the device. It has been designed to operate efficiently with a USB host controller by using as little as possible of the total USB bandwidth available. 4.1 Key Features Functional Integration. Fully integrated EEPROM, USB termination resistors, clock generation, AVCC filtering, POR and LO regulator. Configurable CBUS I/O Pin Options. The fully integrated EEPROM allows configuration of the Control Bus (CBUS) functionality, signal inversion and drive strength selection. There are 5 configurable CBUS I/O pins. These configurable options are 1. TXE - transmit enable for RS485 designs. 2. PWRE# - Power control for high power, bus powered designs. 3. TXLE# - for pulsing an LE upon transmission of data. 4. RXLE# - for pulsing an LE upon receiving data. 5. TX&RXLE# - which will pulse an LE upon transmission OR reception of data. 6. SLEEP# - indicates that the device going into USB suspend mode. 7. CLK48 / CLK24 / CLK12 / CLK6-48MHz, 24MHz, 12MHz, and 6MHz clock output signal options. The CBUS pins can also be individually configured as PIO pins, similar to asynchronous bit bang mode. It is possible to use this mode while the UART interface is being used, thus providing up to 4 general purpose I/O pins which are available during normal operation. An application note, A232R-01, available from FTI website ( describes this feature. The CBUS lines can be configured with any one of these output options by setting bits in the internal EEPROM. The device is supplied with the most commonly used pin definitions pre -programmed - see Section 8 for details. Asynchronous Bit Bang Mode with R# and WR# Strobes. The FT232R supports FTI s previous chip generation bit-bang mode. In bit-bang mode, the eight UART lines can be switched from the regular interface mode to an 8-bit general purpose I/O port. ata packets can be sent to the device and they will be sequentially sent to the interface at a rate controlled by an internal timer (equivalent to the baud rate pre-scaler). With the FT232R device this mode has been enhanced by outputting the internal R# and WR# strobes signals which can be used to allow external logic to be clocked by accesses to the bit-bang I/O bus. This option will be described more fully in a separate application note available from FTI website ( Synchronous Bit Bang Mode. The FT232R supports synchronous bit bang mode. This mode differs from asynchronous bit bang mode in that the interface pins are only read when the device is written to. This makes it easier for the controlling program to measure the response to an output stimulus as the data returned is synchronous to the output data. An application note, A232R-01, available from FTI website ( describes this feature. FTIChip-I. The FT232R also includes the new FTIChip-I security dongle feature. This FTIChip-I feature allows a unique number to be burnt into e ach device during manufacture. This number cannot be reprogrammed. This number is only readable over USB and forms a basis of a security dongle which can be used to protect any customer application software being copied. This allows the possibility of using the FT232R in a dongle for software licensing. Further to this, a renewable license scheme can be implemented based on the FTIChip-I number when encrypted with other information. This encrypted number can be stored in the user area of the FT232R internal EEPROM, and can be decrypted, then compared with the protected FTIChip-I to verify that a license is valid. Web based applications can be used to maintain product licensing this way. An application note, A232R-02, available from FTI website ( describes this feature. The FT232R is capable of operating at a voltage supply between +3.3V and +5V with a nominal operational mode current of 15mA and a nominal USB suspend mode current of 70µA. This allows greater Copyright 2015 Future Technology evices International Limited 14

15 margin for peripheral designs to meet the USB suspend mode current limit of 2.5mA. An integrated level converter within the UART interface allows the FT232R to interface to UART logic running at +1.8V, 2.5V, +3.3V or +5V. 4.2 Functional Block escriptions The following paragraphs detail each function within the FT232R. P lease refer to the block diagram shown in Figure 2.1 Internal EEPROM. The internal EEPROM in the FT232R is used to store USB Vendor I (VI), Product I (PI), device serial number, product description string and various other USB configuration descriptors. The internal EEPROM is also used to configure the CBUS pin functions. The FT232R is supplied with the internal EEPROM pre-programmed as described in Section 8. A user area of the internal EEPROM is available to system designers to allow storing additional data. The internal EEPROM descriptors can be programmed in circuit, over USB without any additional voltage requirement. It can be programmed using the FTI utility software called MPRO, which can be downloaded from FTI Utilities on the FTI website ( +3.3V LO Regulator. The +3.3V LO regulator generates the +3.3V reference voltage for driving the USB transceiver cell output buffers. It requires an external decoupling capacitor to be attached to the 3V3OUT regulator output pin. It also provides +3.3V power to the 1.5kΩ internal pull up resistor on USBP. The main function of the LO is to power the USB Transceiver and the Reset enerator Cells rather than to power external logic. However, it can be used to supply external circuitry re quiring a +3.3V nominal supply with a maximum current of 50mA. USB Transceiver. The USB Transceiver Cell provides the USB 1.1 / USB 2.0 full-speed physical interface to the USB cable. The output drivers provide +3.3V level slew rate control signalling, whilst a differential input receiver and two single ended input receivers provide USB data in, Single -Ended-0 (SE0) and USB reset detection conditions respectfully. This function also incorporates the internal USB series termination resistors on the USB data lines and a 1.5kΩ pull up resistor on USBP. USB PLL. The USB PLL cell locks on to the incoming RZI USB data and generates recovered clock and data signals for the Serial Interface Engine (SIE) block. Internal 12MHz Oscillator - The Internal 12MHz Oscillator cell generates a 12MHz reference clock. This provides an input to the x4 Clock Multiplier function. The 12MHz Oscillator is also used as the reference clock for the SIE, USB Protocol Engine and UART FIFO controller blocks. Clock Multiplier / ivider. The Clock Multiplier / ivider takes the 12MHz input from the Internal Oscillator function and generates the 48MHz, 24MHz, 12MHz and 6MHz reference clock signals. The 48Mz clock reference is used by the USB PLL and the Baud Rate enerator blocks. Serial Interface Engine (SIE). The Serial Interface Engine (SIE) block performs the parallel to serial and serial to parallel conversion of the USB data. In accordance with the USB 2.0 specification, it performs bit stuffing/un-stuffing and CRC5/CRC16 generation. It also checks the CRC on the USB data stream. USB Protocol Engine. The USB Protocol Engine manages the data stream from the device USB control endpoint. It handles the low level USB protocol requests generated by the USB host controller and the commands for controlling the functional parameters of the UART in accordance with the USB 2.0 specification chapter 9. FIFO RX Buffer (128 bytes). ata sent from the USB host controller to the UART via the USB data OUT endpoint is stored in the FIFO RX (receive) buffer. ata is removed from the buffer to the UART transmit register under control of the UART FIFO controller. (Rx relative to the USB interface). FIFO TX Buffer (256 bytes). ata from the UART receive register is stored in the TX buffer. The USB host controller removes data from the FIFO TX Buffer by sending a USB request for data from the device data I endpoint. (Tx relative to the USB interface). UART FIFO Controller. The UART FIFO controller handles the transfer of data between the FIFO RX and TX buffers and the UART transmit and receive registers. UART Controller with Programmable Signal Inversion and High rive. Together with the UART FIFO Controller the UART Controller handles the transfer of data between the FIFO RX and FIFO TX Copyright 2015 Future Technology evices International Limited 15

16 buffers and the UART transmit and receive registers. It performs asynchronous 7 or 8 bit parallel to serial and serial to parallel conversion of the data on the RS232 (or RS422 or RS485) interface. Control signals supported by UART mode include RTS, CTS, SR, TR, C and RI. The UART Controller also provides a transmitter enable control signal pin option (TXE) to assist with interfacing to RS485 transceivers. RTS/CTS, SR/TR and XO / XOFF handshaking options are also supported. Handshaking is handled in hardware to ensure fast response times. The UART interface also supports the RS232 BREAK setting and detection conditions. Additionally, the UART signals can each be individually inverted and have a configurable high drive strength capability. Both these features are configurable in the EEPROM. Baud Rate enerator - The Baud Rate enerator provides a 16x clock input to the UART Controller from the 48MHz reference clock. It consists of a 14 bit pre -scaler and 3 register bits which provide fine tuning of the baud rate (used to divide by a number plus a fraction or sub-integer ). This determines the baud rate of the UART, which is programmable from 183 baud to 3 Mbaud. The FT232R supports all standard baud rates and non-standard baud rates from 183 Baud up to 3 Mbaud. Achievable non-standard baud rates are calculated as follows - Baud Rate = / (n + x) Where n can be any integer between 2 and 16,384 ( = 2 14 ) and x can be a sub-integer of the value 0, 0.125, 0.25, 0.375, 0.5, 0.625, 0.75, or When n = 1, x = 0, i.e. baud rate divisors with values between 1 and 2 are not possible. This gives achievable baud rates in the range baud to 3,000,000 baud. When a non -standard baud rate is required simply pass the required baud rate value to the driver as normal, and the FTI driver will calculate the required divisor, and set the baud rate. See FTI application note A232B-05 on the FTI website ( for more details. RESET enerator - The integrated Reset enerator Cell provides a reliable power-on reset to the device internal circuitry at power up. The RESET# input pin allows an external device to reset the FT232R. RESET# can be tied to VCC or left unconnected if not being used. Copyright 2015 Future Technology evices International Limited 16

17 5 evices Characteristics and Ratings FT232R USB UART IC atasheet 5.1 Absolute Maximum Ratings The absolute maximum ratings for the FT232R devices are as follows. These are in accordance with the Absolute Maximum Rating System (IEC 60134). Exceeding these may cause permanent damage to the device. Parameter Value Units Storage Temperature -65 to 150 C Floor Life (Out of Bag) At Factory Ambient (30 C / 60% Relative Humidity) 168 (IPC/JEEC J-ST-033A MSL Level 3 Compliant)* Hours Ambient Temperature (Power Applied) -40 to 85 C MTTF FT232RL hours MTTF FT232RQ hours VCC Supply Voltage -0.5 to V C Input Voltage USBP and USBM -0.5 to +3.8 V C Input Voltage High Impedance Bidirectional -0.5 to + (VCC +0.5) V C Input Voltage All Other Inputs -0.5 to + (VCC +0.5) V C Output Current Outputs 24 ma C Output Current Low Impedance Bidirectional 24 ma Power issipation (VCC = 5.25V) 500 mw Table 5.1 Absolute Maximum Ratings * If devices are stored out of the packaging beyond this time limit the devices should be baked before use. The devices should be ramped up to a temperature of +125 C and baked for up to 17 hours. Copyright 2015 Future Technology evices International Limited 17

18 5.2 C Characteristics C Characteristics (Ambient Temperature = -40 C to +85 C) Parameter escription Minimum Typical Maximum Units Conditions VCC1 VCC Operating Supply Voltage V Using Internal Oscillator VCC1 VCC Operating Supply Voltage V Using External Crystal VCC2 VCCIO Operating Supply Voltage V Icc1 Icc2 3V3 Operating Supply Current Operating Supply Current 3.3v regulator output ma ormal Operation μa USB Suspend V Table 5.2 Operating Voltage and Current Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 2mA Vol Output Voltage Low V I sink = 2mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.3 UART and CBUS I/O Pin Characteristics (VCCIO = +5.0V, Standard rive Level) Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 1mA Vol Output Voltage Low V I sink = 2mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.4 UART and CBUS I/O Pin Characteristics (VCCIO = +3.3V, Standard rive Level) Copyright 2015 Future Technology evices International Limited 18

19 Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 1mA Vol Output Voltage Low V I sink = 2mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.5 UART and CBUS I/O Pin Characteristics (VCCIO = +2.8V, Standard rive Level) Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 0.2mA Vol Output Voltage Low V I sink = 0.5mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.6 UART and CBUS I/O Pin Characteristics (VCCIO = +1.8V, Standard rive Level) Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 6mA Vol Output Voltage Low V I sink = 6mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.7 UART and CBUS I/O Pin Characteristics (VCCIO = +5.0V, High rive Level) Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 3mA Vol Output Voltage Low V I sink = 8mA Vin Input Switching Threshold V ** Copyright 2015 Future Technology evices International Limited 19

20 VHys Input Switching Hysteresis mv ** Table 5.8 UART and CBUS I/O Pin Characteristics (VCCIO = +3.3V, High rive Level) Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 3mA Vol Output Voltage Low V I sink = 8mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.9 UART and CBUS I/O Pin Characteristics (VCCIO = +2.8V, High rive Level) Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 0.4mA Vol Output Voltage Low V I sink = 3mA Vin VHys Input Switching Threshold Input Switching Hysteresis V ** mv ** Table 5.10 UART and CBUS I/O Pin Characteristics (VCCIO = +1.8V, High rive Level) ** Only input pins have an internal 200KΩ pull-up resistor to VCCIO Parameter escription Minimum Typical Maximum Units Conditions Vin VHys Input Switching Threshold Input Switching Hysteresis V mv Table 5.11 RESET# and TEST Pin Characteristics Parameter escription Minimum Typical Maximum Units Conditions UVoh I/O Pins Static Output (High) V RI = 1.5kΩ to 3V3OUT (+) RI = 15KΩ to (-) Copyright 2015 Future Technology evices International Limited 20

21 UVol I/O Pins Static Output (Low) V RI = 1.5kΩ to 3V3OUT (+) RI = 15kΩ to (-) UVse Single Ended Rx Threshold V UCom ifferential Common Mode V UVif ifferential Input Sensitivity 0.2 V UrvZ river Output Impedance Ohms See ote 1 Table 5.12 USB I/O Pin (USBP, USBM) Characteristics 5.3 EEPROM Reliability Characteristics The internal 1024 Bit EEPROM has the following reliability characteristics: Parameter Value Units ata Retention 10 Years Write 10,000 Cycles Read Unlimited Cycles Table 5.13 EEPROM Characteristics 5.4 Internal Clock Characteristics The internal Clock Oscillator has the following characteristics: Parameter Value Minimum Typical Maximum Unit Frequency of Operation (see ote 1) MHz Clock Period ns uty Cycle % Table 5.14 Internal Clock Characteristics ote 1: Equivalent to +/-1667ppm Copyright 2015 Future Technology evices International Limited 21

22 Parameter escription Minimum Typical Maximum Units Conditions Voh Output Voltage High V I source = 3mA Vol Output Voltage Low V I sink = 8mA Vin Input Switching Threshold V Table 5.15 OSCI, OSCO Pin Characteristics see ote 1 ote1: When supplied, the FT232R is configured to use its internal clock oscillator. These characteristics only apply when an external oscillator or crystal is used. 5.5 Thermal Characteristics The FT232RL package has the following thermal characteristics: Parameter Value Units Conditions Theta JA (Ɵ JA ) C/W Still air Theta JC (Ɵ JC ) C/W Table 5.16 FT232RL Thermal Characteristics The FT232RQ package has the following thermal characteristics: Parameter Value Units Conditions Theta JA (Ɵ JA ) C/W Still air, center pad soldered to PCB, 9 vias to another plane Theta JA (Ɵ JA ) C/W Still air, center pad unsoldered Theta JC (Ɵ JC ) C/W Table 5.17 FT232RQ Thermal Characteristics Copyright 2015 Future Technology evices International Limited 22

23 6 USB Power Configurations The following sections illustrate possible USB power configurations for the FT232R. The illustrations have omitted pin numbers for ease of understanding since the pins differ between the FT232RL and FT232RQ package options. All USB power configurations illustrated apply to both package options for the FT232R device. Please refer to Section 3 for the package option pin-out and signal descriptions. 6.1 USB Bus Powered Configuration 5 SHIEL nF + Ferrite Bead Vcc VCC USBM USBP VCCIO C RESET# C OSCI OSCO FT232R TX RX RTS# CTS# TR# SR# C# RI# Vcc CBUS0 CBUS1 100nF 4.7uF + 100nF 3V3OUT A T E S T CBUS2 CBUS3 CBUS4 Figure 6.1 Bus Powered Configuration Figure 6.11 Illustrates the FT232R in a typical USB bus powered design configuration. A USB bus powered device gets its power from the USB bus. Basic rules for USB bus power devices are as follows i) On plug-in to USB, the device should draw no more current than 100mA. ii) In USB Suspend mode the device should draw no more than 2.5mA. iii) A bus powered high power USB device (one that draws more than 100mA) should use one of the CBUS pins configured as PWRE# and use it to keep the current below 100mA on plug -in and 2.5mA on USB suspend. iv) A device that consumes more than 100mA cannot be plugged into a USB bus powered hub. v) o device can draw more than 500mA from the USB bus. The power descriptors in the internal EEPROM of the FT232R should be programmed to match the current drawn by the device. A ferrite bead is connected in series with the USB power supply to reduce EMI noise from the FT232R and associated circuitry being radiated down the USB cable to the USB host. The value of the Ferrite Bead depends on the total current drawn by the application. A suitable range of Ferrite Beads is available from Steward ( for example Steward Part # MI0805K400R-10. ote: If using PWRE# (available using the CBUS) the pin sho uld be pulled to VCCIO using a 10kΩ resistor. Copyright 2015 Future Technology evices International Limited 23

24 6.2 Self Powered Configuration Figure 6.2 Self Powered Configuration Figure 6.22 illustrates the FT232R in a typical USB self-powered configuration. A USB self-powered device gets its power from its own power supply, VCC, and does not draw current from the USB bus. The ba sic rules for USB self-powered devices are as follows i) A self-powered device should not force current down the USB bus when the USB host or hub controller is powered down. ii) A self-powered device can use as much current as it needs during normal operation and USB suspend as it has its own power supply. iii) A self-powered device can be used with any USB host, a bus powered USB hub or a selfpowered USB hub. The power descriptor in the internal EEPROM of the FT232R should be programmed to a value of zero (self-powered). In order to comply with the first requirement above, the USB bus power (pin 1) is used to control the RESET# pin of the FT232R device. When the USB host or hub is powered up an internal 1.5kΩ resistor on USBP is pulled up to +3.3V (generated using the 4K7 and 10k resistor network), thus identifying the device as a full speed device to the USB host or hub. When the USB host or hub is powered off, RESET# will be low and the FT232R is held in reset. Since RESET# is low, the internal 1.5kΩ resistor is not pulled up to any power supply (hub or host is powered down), so no current flows down USBP via the 1.5kΩ pull-up resistor. Failure to do this may cause some USB host or hub controllers to power up erratically. Figure 6.22 illustrates a self-powered design which has a +4V to +5.25V supply. ote: 1. When the FT232R is in reset, the UART interface I/O pins are tri-stated. Input pins have internal 200kΩ pull-up resistors to VCCIO, so they will gently pull high unless driven by some external logic. 2. When using internal FT232R oscillator the VCC supply voltage range must be +4.0V to 5.25V. Copyright 2015 Future Technology evices International Limited 24

25 3. When using external oscillator the VCC supply voltage range must be +3.3V to 5.25V Any design which interfaces to +3.3 V or +1.8V would be having a +3.3V or +1.8V supply to VCCIO. 6.3 USB Bus Powered with Power Switching Configuration P-Channel Power MOSFET s d g 0.1uF 0.1uF Switched 5V Power To External Logic Soft Start Circuit 1K Ferrite Bead 10nF + 5V VCC VCC USBM USBP VCCIO C FT232R TX RX RTS# CTS# TR# SR# SHIEL 5V VCC RESET# C OSCI OSCO C# RI# CBUS0 CBUS1 5V VCC 10K 100nF 4.7uF + 100nF 3V3OUT A T E S T CBUS2 CBUS3 CBUS4 PWRE# Figure 6.3 Bus Powered with Power Switching Configuration A requirement of USB bus powered applications, is when in USB suspend mode, the application draws a total current of less than 2.5mA. This requirement includes external logic. Some external logic has the ability to power itself down into a low current state by monitoring the PWRE# signal. For external logic that cannot power itself down in this way, the FT232R provides a simple but effective method of turning off power during the USB suspend mode. Figure 6.33 shows an example of using a discrete P-Channel MOSFET to control the power to external logic. A suitable device to do this is an International Rectifier ( IRLML6402, or equivalent. It is recommended that a soft start circuit consisting of a 1kΩ series resistor and a 0.1μF capacitor is used to limit the current surge when the MOSFET turns on. Without the soft start circuit it is possible that the transient power surge, caused when the MOSFET switches on, will reset the FT232R or the USB host/hub controller. The soft start circuit example shown in Figure 6.33 powers up with a slew rate of approximaely12.5v/ms. Thus supply voltage to external logic transitions from to +5V in approximately 400 microseconds. As an alternative to the MOSFET, a dedicated power switch IC with inbuilt soft-start can be used. A suitable power switch IC for such an application is the Micrel ( MIC2025-2BM or equivalent. With power switching controlled designs the following should be noted: i) The external logic to which the power is being switched should have its own reset circuitry to automatically reset the logic when power is re-applied when moving out of suspend mode. ii) Set the Pull-down on Suspend option in the internal FT232R EEPROM. Copyright 2015 Future Technology evices International Limited 25

26 iii) One of the CBUS Pins should be configured as PWRE# in the internal FT232R EEPROM, and used to switch the power supply to the external circuitry. This should be pulled high through a 10 kω resistor. iv) For USB high-power bus powered applications (one that consumes greater than 100mA, and up to 500mA of current from the USB bus), the power consumption of the application must be set in the Max Power field in the internal FT232R EEPROM. A high-power bus powered application uses the descriptor in the internal FT232R EEPROM to inform the system of its power requirements. v) PWRE# gets its VCC from VCCIO. For designs using 3V3 logic, ensure VCCIO is not powered down using the external logic. In this case use the +3V3OUT. 6.4 USB Bus Powered with Selectable External Logic Supply Vcc VCCIO 3.3V or 5V Supply to External Logic 100nF 5 SHIEL nF + Ferrite Bead Jumper Vcc VCC USBM USBP VCCIO C RESET# C OSCI OSCO FT232R TX RX RTS# CTS# TR# SR# C# RI# CBUS0 VCCIO 100nF 4.7uF + 100nF 3V3OUT A T E S T CBUS1 CBUS2 CBUS3 CBUS4 PWRE# SLEEP# 10K Figure 6.4 USB Bus Powered with +3.3V or +5V External Logic Power Supply Figure 6.44 illustrates a USB bus power application with selectable external logic supply. The external logic can be selected between +3.3V and +5V using the jumper switch. This jumper is used to allow t he FT232R to be interfaced with a +3.3V or +5V logic devices. The VCCIO pin is either supplied with +5V from the USB bus (jumper pins1 and 2 connected), or from the +3.3V output from the FT232R 3V3OUT pin (jumper pins 2 and 3 connected). The supply to VCCIO is also used to supply external logic. With bus powered applications, the following should be noted: i) To comply with the 2.5mA current supply limit during USB suspend mode, PWRE# or SLEEP# signals should be used to power down external logic in this mode. If this is not possible, use the configuration shown in Section 6.3. ii) The maximum current sourced from the USB bus during normal operation should not exceed 100mA, otherwise a bus powered design with power switching (Section 6.3) should be used. Another possible configuration could use a discrete low dropout (LO) regulator which is supplied by the 5V on the USB bus to supply between +1.8V and +2.8V to the VCCIO pin and to the external logic. In this case VCC would be supplied with the +5V from the USB bus and the VCCIO would be supplied from the output of the LO regulator. This results in the FT232R I/O pins driving out at between +1.8V and +2.8V logic levels. Copyright 2015 Future Technology evices International Limited 26

27 For a USB bus powered application, it is important to consider the following when selecting the regulator: i) The regulator must be capable of sustaining its output voltage with an input voltage of +4.35V. A Low rop Out (LO) regulator should be selected. ii) The quiescent current of the regulator must be low enough to meet the total current requirement of <= 2.5mA during USB suspend mode. A suitable series of LO regulators that meets these requirements is the MicroChip/Telecom ( TC55 series of devices. These devices can supply up to 250mA current and have a quiescent current of under 1μA. Copyright 2015 Future Technology evices International Limited 27

28 7 Application Examples The following sections illustrate possible applications of the FT232R. The illustrations have omitted pin numbers for ease of understanding since the pins differ between the FT232RL and FT232RQ package options. 7.1 USB to RS232 Converter VCC 5 SHIEL nF + Ferrite Bead VCC VCC USBM USBP VCCIO C RESET# C OSCI OSCO FT232R TX RX RTS# CTS# TR# SR# C# RI# CBUS0 CBUS1 TX RX RTS# CTS# TR# SR# C# RI# RS232 LEVEL COVERTER SH# VCC TXATA RXATA RTS 270R CTS TR SR C RI TXLE# RXLE# VCC 270R RI TR CTS TXATA RTS RXATA SR C SHIEL 10 B9M 3V3OUT CBUS2 PIO2 100nF 4.7uF + 100nF A T E S T CBUS3 CBUS4 SLEEP# PIO3 Figure 7.1 Application Example showing USB to RS232 Converter An example of using the FT232R as a USB to RS232 converter is illustrated in Figure 7.1. In this application, a TTL to RS232 Level Converter IC is used on the serial UART interface of the FT232R to convert the TTL levels of the FT232R to RS232 levels. This level shift can be done using the popular 213 series of TTL to RS232 level converters. These 213 devices typically have 4 transmitters a nd 5 receivers in a 28-L SSOP package and feature an in-built voltage converter to convert the +5V (nominal) VCC to the +/- 9 volts required by RS232. A useful feature of these devices is the SH# pin which can be used to power down the device to a low quiescent current during USB suspend mode. A suitable level shifting device is the Sipex SP213EHCA which is capable of RS232 communication at up to 500k baud. If a lower baud rate is acceptable, then several pin compatible alternatives are available such as the Sipex SP213ECA, the Maxim MAX213CAI and the Analogue evices AM213E, which are all suitable for communication at up to 115.2k baud. If a higher baud rate is required, the Maxim MAX3245CAI device is capable of RS232 communication rates up to 1Mbaud. ote that the MAX3245 is not pin compatible with the 213 series devices and that the SH pin on the MAX device is active high and should be connect to PWRE# pin instead of SLEEP# pin. In example shown, the CBUS0 and CBUS1 have been configured as TXLE# and RXLE# and are being used to drive two LEs. Copyright 2015 Future Technology evices International Limited 28