Device Statistics Transport
|
|
|
- Letitia Bailey
- 10 years ago
- Views:
Transcription
1 Device Statistics Transport By Steve Livaccari, IBM, and Joseph Chen, Samsung Revision 6, [This document is a proposal for the T13 to describe the Device Statistics for the device to report. The device transport statistics is the information for the device interface information history. The statistics supported are optional, and only applicable to the applicable devices.] Page 1
2 A.5 Device Statistics (Log Address TBDh) A.5.1 Overview The Device Statistics log contains selected statistics about the device. This log shall be read-only, and shall only be accessed via the GPL feature set. This log is supported if there is a non-zero length for log address TBDh in the General Purpose Log Directory. The format of the data is defined in table TBD. If the Device Statistics log is supported, only the Structure Version field is required. Each statistic is composed of a 1-byte flag field and a value field. If the bit 7 of the flag field is set to one then the value field of that statistic is valid. Each statistic shall be a multiple of 8 bytes long. The number of log pages may be greater than one. A.5.2 Device Transport Statistics (Page TBD) A Overview Device Statistics log page TBD contains interface transport information about the device as described in table TBD. The summary of this transport statistics is as followed: a) Structure Version b) Number of Signature FIS s Sent due to a COMRESET (Lifetime) c) Number of ASR (Asynchronous Signal Recovery) Events (Lifetime) d) Number ASR (Asynchronous Signal Recovery) Events (Short Term) e) Number of Interface CRC Errors (Lifetime) f) Number of Interface CRC Errors (Short Term) Offset Type Content 0-7 QWord Structure Version Table TBD Transport Statistics 63:56 Reserved 55:48 Device Statistics Version Number = 0001h 47:16 Reserved 15:0 TBDh, Page Number 8-15 QWord Number of Signature FIS s Sent due to a COMRESET (Lifetime) 31:0 Number of Signature FIS s Sent due to a COMRESET (Lifetime) QWord Number of ASR (Asynchronous Signal Recovery) Events (Lifetime) 31:0 Number of ASR Events (Lifetime) QWord Number ASR (Asynchronous Signal Recovery) Events (Short Term) Page 2
3 Offset Type Content 31:0 Number ASR Events (Short Term) QWord Number of Interface CRC Errors (Lifetime) 31:0 Number of Interface CRC Errors (Lifetime) QWord Number of Interface CRC Errors (Short Term) Byte Reserved 31:0 Number of Interface CRC Errors (Short Term) A Structure Version A Structure Version defines the version of the data structure arrangement for this statistics. The structure is defined by the T13 committee. When a new structure is defined the version number will be assigned. Bit 56:48 is used for the revision number of the statistics structure. Bit 15:0 is used for the page number of the Log Page for this statistics. A Update interval is not applicable to the Structure Version field. A Measurement unit is not applicable to the Structure Version field. A Structure Version shall be initialized to the corresponding number at the time of manufacture. A Number of Signature FIS s Sent due to a COMRESET (Lifetime) A Number of Signature FIS s Sent due to a COMRESET (Lifetime) is a counter that records the number of Signature FIS s sent by the device since the device was manufactured. See xxx. (SATA PHY Event Counter Page, xxx will be the section of the Annex.) Number of Signature FIS s Sent due to a COMRESET (Lifetime) is incremented by one for Signature FIS sent due to a COMRESET. Page 3
4 A Number of Signature FIS s Sent due to a COMRESET (Lifetime) is updated on the following events. When the device is operational the counter is updated and stored in a non-volatile location at a minimum interval of ten minutes. A A Number of Signature FIS s Sent due to a COMRESET (Lifetime) shall be initialized to zero at the time of manufacture. A Number of ASR (Asynchronous Signal Recovery) Events (Lifetime) A Number of ASR Events (Lifetime) is a counter that records the number of successful ASR events since the device was manufactured. See SATA 2.6, Section 8.2 for the ASR event. Number of ASR Event s(lifetime) is incremented by one for each ASR event detected. A Number of ASR Events (Lifetime) is updated on the following events. When the device is operational the counter is updated and stored in a non-volatile location at a minimum interval of ten minutes. A A Number of ASR Events (Lifetime) shall be initialized to a vendor specific number at the time of manufacture. A Number ASR (Asynchronous Signal Recovery) Events (Short Term) A Number ASR Events (Short Term) is a counter that records the number of ASR events since the last 5 minute. This counter is calculated by accumulating the count of ASR on every minute and record the sum of the last ten minutes into this statistic. See SATA 2.6, Section 8.2. Number ASR Events (Short Term) is incremented by one for each ASR event detected. A Number ASR Events (Short Term) is updated on the following events. When the device is operational the counter is updated and stored in a non-volatile location at a minimum interval of ten minutes. A Page 4
5 A Number ASR Events (Short Term) shall be initialized to zero at the time of manufacture. A Number of Interface CRC Errors (Lifetime) A Number of Interface CRC Errors (Lifetime) is a counter that records the number of Interface CRC errors detected since the device was manufactured. Number of Interface CRC Errors (Lifetime) is incremented by one for each interface CRC error is detected. A Number of Interface CRC Errors (Lifetime) is updated on the following events. When the device is operational the counter is updated and stored in a non-volatile location at a minimum interval of five minutes. A A Number of Interface CRC Errors (Lifetime) shall be initialized to zero at the time of manufacture. A Number of Interface CRC Errors (Short Term) A Number of Interface CRC Errors (Short Term) is a counter that records the number of Interface CRC errors detected by the device in the last 5 minutes. The counter is calculated by accumulating the count of Interface CRC errors on every minute and record the sum of the last ten minutes into this statistic. Number of Interface CRC Errors (Short Term) is incremented by one for each interface CRC error is detected. A Number of Interface CRC Errors (Short Term) is updated on the following events. When the device is operational the counter is updated and stored in a non-volatile location at a minimum interval of ten minutes. A A Number of Interface CRC Errors (Short Term) shall be initialized to zero at the time of manufacture. Page 5
ACS Proposal - Device Internal Status Log
ACS Proposal - Device Internal Status Log July 28, 2010 Revision 3 Author: Nathan Obr 1 Microsoft Way Redmond, WA 98052 425-705-9157 [email protected] ACS Proposal - Device Internal Status Log 1 Document
Samsung SSD 840 PRO Series.
, May. 2013 MZ-7PD512 MZ-7PD128 Samsung SSD. datasheet DISCLAIMER SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed
Attachment A. Master Agreement for Mental Health Short-Term Residential Treatment
HCA ASR 10-000953 Page 1 of 37 HCA ASR 10-000953 Page 2 of 37 HCA ASR 10-000953 Page 3 of 37 HCA ASR 10-000953 Page 4 of 37 HCA ASR 10-000953 Page 5 of 37 HCA ASR 10-000953 Page 6 of 37 HCA ASR 10-000953
Attachment A. Amendment #2 to Master Agreement with The Regents of the University of California
HCA ASR 11-000520 Page 1 of 41 HCA ASR 11-000520 Page 2 of 41 HCA ASR 11-000520 Page 3 of 41 HCA ASR 11-000520 Page 4 of 41 HCA ASR 11-000520 Page 5 of 41 HCA ASR 11-000520 Page 6 of 41 HCA ASR 11-000520
B. Agreement with National Council on Alcoholism and Drug Dependence
HCA ASR 14-000484 Page 1 of 52 HCA ASR 14-000484 Page 2 of 52 HCA ASR 14-000484 Page 3 of 52 HCA ASR 14-000484 Page 4 of 52 HCA ASR 14-000484 Page 5 of 52 HCA ASR 14-000484 Page 6 of 52 HCA ASR 14-000484
A. Agreement for Provision of HIV Housing Services with AIDS Services Foundation Orange County
HCA ASR 13-000155 Page 1 of 52 HCA ASR 13-000155 Page 2 of 52 HCA ASR 13-000155 Page 3 of 52 HCA ASR 13-000155 Page 4 of 52 HCA ASR 13-000155 Page 5 of 52 HCA ASR 13-000155 Page 6 of 52 HCA ASR 13-000155
A. Agreement for Criminal Justice Full Service Partnership Services with College Community Services
HCA ASR 14-000059 Page 1 of 83 HCA ASR 14-000059 Page 2 of 83 HCA ASR 14-000059 Page 3 of 83 HCA ASR 14-000059 Page 4 of 83 HCA ASR 14-000059 Page 5 of 83 HCA ASR 14-000059 Page 6 of 83 HCA ASR 14-000059
Attachment A. Agreement with Advanced Medical Management, Inc.
HCA ASR 11-000982 Page 1 of 99 HCA ASR 11-000982 Page 2 of 99 HCA ASR 11-000982 Page 3 of 99 HCA ASR 11-000982 Page 4 of 99 HCA ASR 11-000982 Page 5 of 99 HCA ASR 11-000982 Page 6 of 99 HCA ASR 11-000982
Link Layer Discovery Protocol and MIB
Link Layer Discovery Protocol and MIB v0.0 Paul Congdon 3/7/02 Acknowledgements This document is heavily leveraged from an Internet-Draft developed for the IETF PTOPO working group. The original draft,
This text refers to the 32bit version of Windows, unfortunately I don't have access to a 64bit development environment.
Windows 7/2008 Event Log forensic and reversing analysis eseugutrop Reversed 2011/03/16 by ar1vr This text refers to the 32bit version of Windows, unfortunately I don't have access to a 64bit development
MICROPROCESSOR. Exclusive for IACE Students www.iace.co.in iacehyd.blogspot.in Ph: 9700077455/422 Page 1
MICROPROCESSOR A microprocessor incorporates the functions of a computer s central processing unit (CPU) on a single Integrated (IC), or at most a few integrated circuit. It is a multipurpose, programmable
Today. Binary addition Representing negative numbers. Andrew H. Fagg: Embedded Real- Time Systems: Binary Arithmetic
Today Binary addition Representing negative numbers 2 Binary Addition Consider the following binary numbers: 0 0 1 0 0 1 1 0 0 0 1 0 1 0 1 1 How do we add these numbers? 3 Binary Addition 0 0 1 0 0 1 1
Redpaper. Performance Metrics in TotalStorage Productivity Center Performance Reports. Introduction. Mary Lovelace
Redpaper Mary Lovelace Performance Metrics in TotalStorage Productivity Center Performance Reports Introduction This Redpaper contains the TotalStorage Productivity Center performance metrics that are
LogiCORE IP AXI Performance Monitor v2.00.a
LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................
AXI Performance Monitor v5.0
AXI Performance Monitor v5.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Advanced Mode...................................................................
S4000TH HART. HART Communication Manual
HART Communication Manual The information and technical data disclosed in this document may be used and disseminated only for the purposes and to the extent specifically authorized in writing by General
Requirements. A feature to return negative acknowledgements (error codes) is under discussion in MQTT-236.
Requirements 1. A Server MUST advertise its Maximum QoS to the Client during the connection process. 2. Clients SHOULD NOT publish messages with a QoS that exceeds the advertised Maximum QoS. 3. A Server
Sheet 7 (Chapter 10)
King Saud University College of Computer and Information Sciences Department of Information Technology CAP240 First semester 1430/1431 Multiple-choice Questions Sheet 7 (Chapter 10) 1. Which error detection
(Refer Slide Time: 00:01:16 min)
Digital Computer Organization Prof. P. K. Biswas Department of Electronic & Electrical Communication Engineering Indian Institute of Technology, Kharagpur Lecture No. # 04 CPU Design: Tirning & Control
Programming Interface. for. Bus Master IDE Controller. Revision 1.0
Programming Interface for Bus Master IDE Controller Revision 1.0 5/16/94 Until this specification is ratified, it is solely owned and maintained by: Brad Hosler, Intel Corporation [email protected] (please
Title: DISASTER RECOVERY/ MAJOR OUTAGE COMMUNICATION PLAN
POLICY: This policy is intended to address organizational wide communication executed during a or major IS service outage. When a disaster occurs or when any critical system/infrastructure component is
A Data De-duplication Access Framework for Solid State Drives
JOURNAL OF INFORMATION SCIENCE AND ENGINEERING 28, 941-954 (2012) A Data De-duplication Access Framework for Solid State Drives Department of Electronic Engineering National Taiwan University of Science
Comp 255Q - 1M: Computer Organization Lab #3 - Machine Language Programs for the PDP-8
Comp 255Q - 1M: Computer Organization Lab #3 - Machine Language Programs for the PDP-8 January 22, 2013 Name: Grade /10 Introduction: In this lab you will write, test, and execute a number of simple PDP-8
The string of digits 101101 in the binary number system represents the quantity
Data Representation Section 3.1 Data Types Registers contain either data or control information Control information is a bit or group of bits used to specify the sequence of command signals needed for
Intel Solid State Drive Data Center Tool
User Guide Software Version 3.0.x Document Number: 331961-006US Intel may make changes to specifications and product descriptions at any time, without notice. Designers must not rely on the absence or
MODBUS APPLICATION PROTOCOL SPECIFICATION V1.1b CONTENTS
MODBUS APPLICATION PROTOCOL SPECIFICATION V1.1b CONTENTS 1 Introduction... 2 1.1 Scope of this document... 2 2 Abbreviations... 2 3 Context... 3 4 General description... 3 4.1 Protocol description... 3
SQL Server Transaction Log from A to Z
Media Partners SQL Server Transaction Log from A to Z Paweł Potasiński Product Manager Data Insights [email protected] http://blogs.technet.com/b/sqlblog_pl/ Why About Transaction Log (Again)? http://zine.net.pl/blogs/sqlgeek/archive/2008/07/25/pl-m-j-log-jest-za-du-y.aspx
ACCESS 9340 and 9360 Meter Ethernet Communications Card 9340-60-ETHER
User s Guide PMCM-ETHCC-0208 2/2008 ACCESS 9340 and 9360 Meter Ethernet Communications Card 9340-60-ETHER TABLE OF CONTENTS INTRODUCTION... 2 Supported Ethernet Protocols... 2 Hardware... 2 Meter Firmware...
SAS-2 Changes. T10/07-087 Revision 1
Date: March 12, 2007 To: T10 Committee From Brad Besmer, LSI Logic Subject: 07-087r1 SAS-2 SES-2 Enclosure connector information Revision History Revision 0 (26 February 2007) First revision Revision 1
ACS-3 Reporting Security Compliance
October 5, 2010 T13/e09151r2 October 5, 2010 Revision 2 Technical Editor: Jim Hatfield 389 Disc Drive Longmont, CO 80503 720-684-2120 [email protected] Page 1 of 8 T13/e09151r2 October 5, 2010
How To Set The Sensor On A Powerpoint 3.5 (Powerpoint) On A Blackberry 2.5A (Powerplant) On An Iphone Or Ipad (Powerplant) On The Blackberry 3.2 (
VMBGPOD Touch panel with Oled display for VELBUS system 1 Binairy format: bits Description
USING WIRELESS DIAGNOSTICS Application Note 31
USING WIRELESS DIAGNOSTICS Application Note 31 in Vantage Pro2 and Vantage Pro systems INTRODUCTION In addition to logging weather data, the Vantage Pro consoles and Weather Envoys continuously monitor
Introduction the Serial Communications Huang Sections 9.2, 10.2 SCI Block User Guide SPI Block User Guide
Introduction the Serial Communications Huang Sections 9.2, 10.2 SCI Block User Guide SPI Block User Guide Parallel Data Transfer Suppose you need to transfer data from one HCS12 to another. How can you
Alarms of Stream MultiScreen monitoring system
STREAM LABS Alarms of Stream MultiScreen monitoring system Version 1.0, June 2013. Version history Version Author Comments 1.0 Krupkin V. Initial version of document. Alarms for MPEG2 TS, RTMP, HLS, MMS,
Experiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section
PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256
Methode Electronics. DM-338-GG-XXXX Up to 120 Gbps CXP Passive Cable Assembly. www.methode.com
DM-338-GG-XXXX Up to 120 Gbps CXP Passive Cable Assembly Compliant with Infiniband Architecture Specification Annex 6 Hot-pluggable footprint Supports Serial ID (write protected) Robust Die Cast Housing
TIMING DIAGRAM O 8085
5 TIMING DIAGRAM O 8085 5.1 INTRODUCTION Timing diagram is the display of initiation of read/write and transfer of data operations under the control of 3-status signals IO / M, S 1, and S 0. As the heartbeat
AN 223: PCI-to-DDR SDRAM Reference Design
AN 223: PCI-to-DDR SDRAM Reference Design May 2003, ver. 1.0 Application Note 223 Introduction The Altera PCI-to-DDR SDRAM reference design, which you can download to the Stratix PCI development board,
Instruction Set Architecture (ISA)
Instruction Set Architecture (ISA) * Instruction set architecture of a machine fills the semantic gap between the user and the machine. * ISA serves as the starting point for the design of a new machine
PROGRAMMING SOFTWARE FOR ASYNCHRONOUS SERIAL ENCODERS AMS / ATS / AMM / ATM
PROGRAMMING SOFTWARE FOR ASYNCHRONOUS SERIAL ENCODERS AMS / ATS / AMM / ATM REV. Foreword The software produced by Hohner Automazione s.r.l. allows to program the parameters of a single turn and multi
Decimal Number (base 10) Binary Number (base 2)
LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be
Storage Class Memory Support in the Windows Operating System Neal Christiansen Principal Development Lead Microsoft nealch@microsoft.
Storage Class Memory Support in the Windows Operating System Neal Christiansen Principal Development Lead Microsoft [email protected] What is Storage Class Memory? Paradigm Shift: A non-volatile storage
Voice over IP. Demonstration 1: VoIP Protocols. Network Environment
Voice over IP Demonstration 1: VoIP Protocols Network Environment We use two Windows workstations from the production network, both with OpenPhone application (figure 1). The OpenH.323 project has developed
Performance Monitoring User s Manual
NEC Storage Software Performance Monitoring User s Manual IS025-15E NEC Corporation 2003-2010 No part of the contents of this book may be reproduced or transmitted in any form without permission of NEC
SAMSUNG SSD 845DC PRO Data Sheet, Ver. 1.0
SAMSUNG SSD 845DC PRO Data Sheet, Ver. 1.0 DISCLAIMER SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein
MONITORING PERFORMANCE IN WINDOWS 7
MONITORING PERFORMANCE IN WINDOWS 7 Performance Monitor In this demo we will take a look at how we can use the Performance Monitor to capture information about our machine performance. We can access Performance
Counters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0
ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.
Key Hopping A Security Enhancement Scheme for IEEE 802.11 WEP Standards
White Paper Key Hopping A Security Enhancement Scheme for IEEE 802.11 WEP Standards By Dr. Wen-Ping Ying, Director of Software Development, February 2002 Introduction Wireless LAN networking allows the
SDLT Event Log Troubleshooting Guide
SDLT Event Log Troubleshooting Guide 8/30/01 Quantum Corporation Created by Anthony G Tan Page 1 Rev A4 How to Use this Document This manual support SDLT220. The manual is in numerical order of the EVENT
Intel Solid State Drive Toolbox
3.3.5 Document Number: 325993-026US Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending
Token-ring local area network management
Token-ring local area network management by BARBARA J. DON CARLOS IBM Corporation Research Triangle Park, North Carolina ABSTRACT This paper describes an architecture for managing a token-ring local area
Chapter 02: Computer Organization. Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures
Chapter 02: Computer Organization Lesson 04: Functional units and components in a computer organization Part 3 Bus Structures Objective: Understand the IO Subsystem and Understand Bus Structures Understand
CACE Technologies. Per-Packet Information Header Specification. Version 1.0
CACE Technologies Per-Packet Information Header Specification Version 1.0 Revision History Date Version Description Author 04/16/2007 0.6 Updated 802.11 common and 802.11n header, split now into 802.11n
Phoenix Technologies Ltd.
PC Division Desktop Product Line Subject: Standard BIOS 32-bit Service Directory Proposal Revision: 0.4 Revision Date: June 22, 1993 Document ID: Author: ATBIOS Thomas C. Block Origin Date: May 24, 1993
Intel Solid State Drive Toolbox
3.3.6 Document Number: 325993-027US Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending
Reducing Storage Energy Consumption by up to 75%
Technology Paper Reducing Storage Energy Introduction While the challenging economic climate continues to exert downward pressure on enterprise IT investment, there is one key exception to this trend.
DS2438EVKIT+ Smart Battery Monitor Evaluation Kit
19-4829; Rev 1; 8/09 www.maxim-ic.com DS2438EVKIT+ Smart Battery Monitor Evaluation Kit FEATURES Demonstrates the Capabilities of the DS2438 Smart Battery Monitor, Including: Temperature Measurement Voltage
Forensic Analysis of Internet Explorer Activity Files
Forensic Analysis of Internet Explorer Activity Files by Keith J. Jones [email protected] 3/19/03 Table of Contents 1. Introduction 4 2. The Index.dat File Header 6 3. The HASH Table 10 4. The
DATA RECOVERY SOLUTIONS EXPERT DATA RECOVERY SOLUTIONS FOR ALL DATA LOSS SCENARIOS.
2 When is a 2-Digit Number the Sum of the Squares of its Digits?
When Does a Number Equal the Sum of the Squares or Cubes of its Digits? An Exposition and a Call for a More elegant Proof 1 Introduction We will look at theorems of the following form: by William Gasarch
Section 14. Compare/Capture/PWM (CCP)
M Section 14. Compare/Capture/PWM (CCP) HIGHLIGHTS This section of the manual contains the following major topics: 14.1 Introduction...14-2 14.2 Control Register...14-3 14.3 Capture Mode...14-4 14.4 Compare
MODBUS APPLICATION PROTOCOL SPECIFICATION V1.1b3 CONTENTS
MODBUS APPLICATION PROTOCOL SPECIFICATION V1.1b3 CONTENTS 1 Introduction... 2 1.1 Scope of this document... 2 2 Abbreviations... 2 3 Context... 3 4 General description... 3 4.1 Protocol description...
Eloquence Training What s new in Eloquence B.08.00
Eloquence Training What s new in Eloquence B.08.00 2010 Marxmeier Software AG Rev:100727 Overview Released December 2008 Supported until November 2013 Supports 32-bit and 64-bit platforms HP-UX Itanium
71M6521 Energy Meter IC. Real Time Clock Compensation. The Challenge. The RTC in the 71M6521D/F. Theory of Operation APPLICATION NOTE
71M6521 Energy Meter IC A Maxim Integrated Products Brand APPLICATION NOTE AN_6521_035 MAY 2007 This document describes how to use software to compensate the real time clock (RTC) in Teridian meter chips.
The Windows Shortcut File Format as reverse-engineered by Jesse Hager [email protected] Document Version 1.0
Disclaimer The Windows Shortcut File Format as reverse-engineered by Jesse Hager [email protected] Document Version 1.0 This document is provided AS-IS basis, without any warranties or representations
Recurring Payments. Navigate to: Accounts Payable>File Maintenance/Lists>Recurring Payments
Recurring Payments Overview Recurring payments can be created for payments that should be generated on a user-defined periodic basis. Recurring payments are typically set up for payments that are a fixed
Data Link Layer Overview
Data Link Layer Overview Date link layer deals with two basic issues: Part I How data frames can be reliably transmitted, and Part II How a shared communication medium can be accessed In many networks,
Active Directory Integration with Blue Coat
The Web Security Authority. TM Active Directory Integration with Blue Coat NOTE: This techbrief is applicable when using NTLM under Windows 2000 Server. Introduction Windows 2000 server utilizes Active
Tivoli Storage Manager Explained
IBM Software Group Dave Cannon IBM Tivoli Storage Management Development Oxford University TSM Symposium 2003 Presentation Objectives Explain TSM behavior for selected operations Describe design goals
ROC Protocol Specifications Manual
Part Number D301053X012 June 2015 ROC Protocol Specifications Manual Remote Automation Solutions ROC Protocol Specifications Manual Revision Tracking Sheet June 2015 This manual may be revised periodically
Offline Deduplication for Solid State Disk Using a Lightweight Hash Algorithm
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.15, NO.5, OCTOBER, 2015 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2015.15.5.539 ISSN(Online) 2233-4866 Offline Deduplication for Solid State
To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
ABB i-bus EIB / KNX EIB Monitoring Unit EUB/S 1.1
Product Manual ABB i-bus EIB / KNX EIB Monitoring Unit EUB/S 1.1 Intelligent Installation Systems This manual describes the function of the EIB monitoring module EUB/S 1.1 with the Application program
Route-Testing Auto Dialer
Route-Testing Auto Dialer Dialer Overview What is a dialer? The route testing dialer is a software module that lets you test quality of routes provided by your vendors by automatically dialing certain
Voice Over IP Per Call Bandwidth Consumption
Over IP Per Call Bandwidth Consumption Interactive: This document offers customized voice bandwidth calculations with the TAC Bandwidth Calculator ( registered customers only) tool. Introduction Before
NASDAQ Market Velocity and Forces 2.1
NASDAQ Market Velocity and Forces 2.1 Direct Data Feed Interface Specifications Version: 2.10 Date Revised: November 1, 2013 Table of Contents 1 Product Description... 3 2 Network Protocol Options... 3
CoE3DJ4 Digital Systems Design. Chapter 4: Timer operation
CoE3DJ4 Digital Systems Design Chapter 4: Timer operation Timer There are two 16-bit timers each with four modes of operation Timers are used for (a) interval timing, (b) event counting or (c) baud rate
DS1821 Programmable Digital Thermostat and Thermometer
ma www.maxim-ic.com FEATURES Requires no external components Unique 1-Wire interface requires only one port pin for communication Operates over a -55 C to +125 C (67 F to +257 F) temperature range Functions
Algorithms for Interference Sensing in Optical CDMA Networks
Algorithms for Interference Sensing in Optical CDMA Networks Purushotham Kamath, Joseph D. Touch and Joseph A. Bannister {pkamath, touch, joseph}@isi.edu Information Sciences Institute, University of Southern
3. USB FLASH DRIVE PREPARATION. Almost all current PC firmware permits booting from a USB drive, allowing the launch
3. USB FLASH DRIVE PREPARATION 3.1 INTRODUCTION Almost all current PC firmware permits booting from a USB drive, allowing the launch of an operating system from a bootable flash drive. Such a configuration
Smart Wireless Devices. LAN-WMBUS-G Wireless MBUS, high performance Temperature, Humidity and Pulse counting device.
Smart Wireless Devices LAN-WMBUS-G Wireless MBUS, high performance Temperature, Humidity and Pulse counting device. The LAN-WMBUS-G-T(E)/(H)-(P) is a temperature/humidity sensor and pulse counter. It is
Finding a needle in Haystack: Facebook s photo storage IBM Haifa Research Storage Systems
Finding a needle in Haystack: Facebook s photo storage IBM Haifa Research Storage Systems 1 Some Numbers (2010) Over 260 Billion images (20 PB) 65 Billion X 4 different sizes for each image. 1 Billion
How NAND Flash Threatens DRAM
How NAND Flash Threatens DRAM Jim Handy OBJECTIVE ANALYSIS Outline Why even think about DRAM vs. NAND? The memory/storage hierarchy What benchmarks tell us What about 3D XPoint memory? The system of the
Network Layer: Network Layer and IP Protocol
1 Network Layer: Network Layer and IP Protocol Required reading: Garcia 7.3.3, 8.1, 8.2.1 CSE 3213, Winter 2010 Instructor: N. Vlajic 2 1. Introduction 2. Router Architecture 3. Network Layer Protocols
Site Master S251B Antenna and Cable Analyzer
Site Master S251B Antenna and Cable Analyzer Programming Manual Hand-Held Tester For Antennas, Transmission Lines And Other RF Components WARRANTY The Anritsu product(s) listed on the title page is (are)
EEPROM PROGRAMMING FOR PCIe UARTs
EEPROM PROGRAMMING FOR PCIe UARTs 1.0 INTRODUCTION Exar s PCIe family of UARTs provides an interface to an Electrically Erasable Programmable Read Only Memory (EEPROM). The EEPROM is for storing information
Machine Architecture and Number Systems. Major Computer Components. Schematic Diagram of a Computer. The CPU. The Bus. Main Memory.
1 Topics Machine Architecture and Number Systems Major Computer Components Bits, Bytes, and Words The Decimal Number System The Binary Number System Converting from Decimal to Binary Major Computer Components
Lesson-16: Real time clock DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK
DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-16: Real time clock 1 Real Time Clock (RTC) A clock, which is based on the interrupts at preset intervals. An interrupt service routine executes
Modicon Modbus Protocol Reference Guide. PI MBUS 300 Rev. J
Modicon Modbus Protocol Reference Guide PI MBUS 300 Rev. J 1 Modicon Modbus Protocol Reference Guide PI MBUS 300 Rev. J June 1996 MODICON, Inc., Industrial Automation Systems One High Street North Andover,