VLSI Based Vehicle Security and Accident Information System
|
|
|
- Maximilian Lambert
- 10 years ago
- Views:
Transcription
1 IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 3, Ver. I (May - Jun. 2015), PP e-issn: , p-issn No. : VLSI Based Vehicle Security and Accident Information System Tejvir Singh Chhikara 1, Ankit 2 1M.Tech Scholar, Department of ECE, MDU, Rohtak (Haryana), India 2Assistant Professor, ECE Department, CBS Group of Institution, MD University, Rohtak (Haryana), India Abstract: VLSI based vehicle security and accident information system is useful to avoid the accidents and to provide vehicle security against theft. Security of the vehicle is done by password. Theft information is sent to owner s mobile by using GSM module. Accident of the vehicle is detected by using pressure sensor which is connected in the vehicle. The information of accident is sent to the hospital which is nearby for the location point of view. The location of the vehicle is identified with help of most famous technique called GPS technique. So almost this work is based on VLSI. As there are different module which are used for security and accident information. In order to make the combined system that performs the purpose of vehicle security and accident information system can be achieved by interfacing. For this interfacing these modules FPGA will be used. Keywords: Very large scale integration, Global system for mobile communication, Global positioning system and Field programmable gate array. I. Introduction: The present methods of Vehicles security are: Remote starters for vehicle doors, Vehicle with door lock module facility, Using motion sensors, etc. The limitations of these methods are that these cannot provide high degree of security to the Vehicle. So there is only manual information of accident to the hospital. There is no automatic accident information system. So our system fulfils these requirements. Our system uses the FPGA as the basic module to interface with GPS, GSM and RF modules. Global Positioning System: The Global Positioning System (GPS) is a system used for finding the location of an object of about 24 satellites orbiting the earth at altitudes of approximately 11,000 miles. GPS was developed by the United States Department of Defence for its useful application in military for locating utility. GPS has proved to be a useful tool in non-military mapping applications as well. GPS satellites are orbited high enough to avoid the problems associated with land based systems, yet it can provide accurate positioning 24 hours in a day, anywhere in the world. Uncorrected positions determined from GPS satellite signals produce accuracies in the range of 50 to 100 meters. When using a differential correction technique, the users can get accurate positions within 5 meters or less [1]. Triangulation: In a short, GPS is based on satellite ranging - calculating the distances between the receiver and the position of 3 or more satellites (4 or more if elevation is desired) and then applying some good old mathematics. Assuming the positions of the satellites are known, the location of the receiver can be calculated by determining the distance from each of the satellites to the receiver. GPS takes these 3 or more known references and measured distances and triangulates an additional position [2]. Location Determination by GPS Satellites: GPS satellites are orbiting the Earth at an altitude of 11,000 miles. The department of defence can predict the paths of the satellites vs. time with great accuracy. Furthermore, the satellites can be adjusted periodically by huge land-based radar systems. Therefore, the orbits and the locations of the satellites are known in advance. Now a day s GPS receivers store this orbit information for all the GPS satellites in an almanac. Consider the almanac as a "bus schedule" advising you about the position of each satellite at a particular time. Each GPS satellite continually broadcasts the almanac. The GPS receiver will automatically collect this information and store it for future reference [3]. Calculation of the Position from the GPS Satellites: GPS is used to find the distance between a GPS satellite and a GPS receiver by finding the time taken by a radio signal travelling from the satellite to the receiver. Radio waves travels with the speed of light. This is about 186,000 miles per second. If the time taken by the signal to travel from the satellite to the receiver is DOI: / Page
2 known, then the distance from the satellite to the receiver (distance = speed x time) can be determined. If the exact times of the transmission and reception of the signal are known, the signal s travel time can be determined. In order to do this, the satellites and the receivers are acting as accurate clocks which are synchronized to generate the same code exactly at the same time. The code received from the satellite can be compared with the code generated by the receiver. By comparing the codes, the time difference between the satellite generated, and the receiver generated can be determined. This interval is the travel time of the code. Multiplication of this travel time, in seconds, by 186,000 miles per second gives the distance from the receiver position to the satellite position in miles. Increased Accuracy by Using Differential GPS: A differential correction technique is a technique which is necessary to get accuracies within 1to 5 meters, or even better, with advanced equipments. This requires a second GPS receiver, which is a base station, collecting data from a stationary position and from a precisely known point (typically it is a surveyed work). Because the physical location of the base station is known, the correction factor can be find out by comparing the known location with the GPS location determined by using the satellites. The differential correction process takes this correction factor and applies it to the GPS data collected by a GPS receiver in the field. Differential correction eliminates most of the errors listed in the GPS Error Budget. Global System for Mobile Communications: GSM stands for global system for mobile communication. This is the standard used for mobile phones in the world. GSM service is used by over 2 billion people across more than 212 countries and territories. The important features of the GSM standard makes the international roaming very common between mobile phone operators, enabling subscribers to use their phones in many parts of the world. GSM differs significantly from its predecessors in that both signalling and speech channels are Digital call quality, which means that it is considered a second generation (2G) mobile phone system. For the consumers point of view, the key advantage of GSM systems has been good digital voice quality and low cost alternatives for making calls such as text messaging Like other cellular standards GSM allows network operators to offer roaming services which mean subscribers can use their phones all over the world. The modulation used in GSM is Gaussian minimum shift keying (GMSK).This is a type of continuousphase frequency shift keying. In GMSK, the signal to be modulated onto the carrier is first smoothed with a Gaussian low-pass filter prior to being fed to a frequency modulator, which greatly reduces the interference to neighbouring channels (adjacent channel interference). Radio Frequency Communication: RF itself has become synonymous with wireless and high-frequency signals, describing anything from AM radio between 535 khz and 1605 khz to computer local area networks (LANs) at 2.4 GHz. However, RF has traditionally defined frequencies from a few khz to 1 GHz. If one assumes as microwave frequencies as RF, this range extends to 300 GHz. A wave or sinusoidal can be completely described by either its frequency or its wavelength. These are inversely proportional to each other and related to the speed of light through a particular medium. As frequency increases, wavelength decreases. For reference, a 1 GHz frequency has a wavelength of roughly 1 foot and a 100 MHz wave has a wavelength of roughly 10 feet. Operation at Higher Frequencies: Typically, data is structured and easily represented at low frequencies; how can we represent it or physically translate it to these higher RF frequencies? For example, the human audible frequency range is from 20 Hz to 20 khz. According to the Nyquist theorem, we can completely represent the human audible range by sampling at 40 khz or, more precisely, at 44.1 khz (this is where stereo audio is sampled). Cell phones, however, operate at around 850 MHz. Field-programmable Gate Array: A field programmable gate array (FPGA) is an integrated circuit (IC) that includes a two-dimensional array of general-purpose logic circuits, called cells or logic blocks, whose functions are programmable. The cells are linked to one another by programmable buses. A field-programmable gate array comprises any number of logic modules, an interconnected routing architecture and programmable elements that may be programmed to selectively interconnect the logic modules to one another and to define their functions. The basic device architecture of an FPGA consists of an array of configurable logic blocks (CLBs) embedded in a configurable interconnect structure and surrounded by configurable I/O blocks (IOBs). An IOB allows signals to be driven off-chip or optionally brought from the FPGA to interconnect segments. The IOB can typically perform other DOI: / Page
3 functions, such as tri-stating outputs and registering incoming or out-going signals. The configurable interconnected structure allows users to implement multi-level logic designs. In addition, FPGAs typically include other specialized blocks, such as block random access memories (BRAMs) and digital signal processors (DSPs). These specialized blocks perform more specific tasks than the CLBs, but can still be configured in accordance with a variety of options to enable flexible operation of the FPGA. Field programmable gate arrays may be classified in one of two categories. One category of FPGA devices is one-time programmable and uses elements such as antifuses for making programmable connections. The other category of FPGA devices is reprogrammable and uses devices such as transistor switches as the programmable elements to make non permanent programmable connections. An FPGA can support hundreds of thousands of gates of logic operating at system speeds of tens of megahertz. To implement a particular circuit function, the circuit is mapped into the array and the appropriate programmable elements are programmed to implement the required wiring connections that form the user circuit. The FPGA is programmed by loading programming data into the memory cells controlling the configurable logic blocks, I/O blocks and interconnect structure. A field-programmable gate array (FPGA) is an integrated circuit designed to be configured by the customer or designer after manufacturing hence "field-programmable". The FPGA configuration is generally specified using a hardware description language (HDL), similar to that used for an application-specific integrated circuit (ASIC) (circuit diagrams were previously used to specify the configuration, as these were for ASICs, but this is increasingly rare). FPGAs can be used to implement any logical function that an ASIC could perform. The ability to update the functionality after shipping and the low non-recurring engineering costs relative to an ASIC design (not withstanding the generally higher unit cost), offer advantages for many applications. FPGAs contain programmable logic components called "logic blocks" and a hierarchy of reconfigurable interconnects that allow the blocks to be "wired together" somewhat like a one-chip programmable breadboard. Logic blocks can be configured to perform complex combinational functions, or simple logic gates like AND and XOR. In most FPGAs, the logic blocks also include memory elements, which may be simple flip-flops or more complete blocks of memory. FPGA Comparisons: Historically, FPGAs have been slower, less energy efficient and generally achieved less functionality than their fixed ASIC counterparts. A combination of volume, fabrication improvements, research and development and the I/O capabilities of new supercomputers have largely closed the performance gap between ASICs and FPGAs. Advantages include a shorter time to market, ability to re-program in the field to fix bugs and lower nonrecurring engineering costs. Vendors can also take a middle road by developing their hardware on ordinary FPGAs, but manufacture their final version so it can no longer be modified after the design has been committed. Xilinx claims that several market and technology dynamics are changing the ASIC/FPGA paradigm: IC costs are rising aggressively. ASIC complexity has bolstered development time and costs R&D resources and headcount is decreasing, Revenue losses for slow time-to-market are increasing Financial constraints in a poor economy are driving low-cost technologies. These trends make FPGAs a better alternative than ASICs for a growing number of higher-volume applications than they have been historically used for, to which the company attributes the growing number of FPGA design starts Some FPGAs have the capability of partial re-configuration that lets one portion of the device be re-programmed while other portions continue running. FPGA versus CPLDs: The primary differences between CPLDs and FPGAs are in their architecture. A CPLD has a somewhat restrictive structure consisting of one or more programmable sum-of-products logic arrays feeding a relatively small number of clocked registers. The result of this is less flexibility, with the advantage of more predictable timing delays and a higher logic-to interconnect ratio. The FPGA architectures, on the other hand, are dominated by interconnection. This makes them far more flexible (in terms of the range of designs that are practical for implementation within them) but also far more complex to design for. Another notable difference between CPLDs and FPGAs is the presence in most FPGAs of higher-level embedded functions (such as adders and multipliers) and embedded memories, as well as to have logic blocks implemented decoders or mathematical functions. Security Considerations: For security point of view, FPGAs have both advantages and disadvantages as compared to ASICs or secure microprocessors. FPGAs' flexibility makes more modifications during fabrication. For many FPGAs, the loaded design is exposed while it is loaded (typically on every power-on). To address this issue, some FPGAs DOI: / Page
4 support bit stream encryption. Applications of FPGAs: FPGAs have gained rapid acceptance and growth over the past decade because it can be applied to a very wide range of applications. A list of typical applications includes: random logic integrating, multiple SPLDs, device controllers, communication encoding and filtering, small to medium sized systems with SRAM blocks. Other interesting applications of FPGAs are prototyping of designs later to be implemented in gate arrays and also emulation of entire large hardware systems. Universal asynchronous Receiver/Transmitter: A universal asynchronous receiver/transmitter (usually abbreviated UART) is a type of "asynchronous receiver/transmitter", a piece of computer hardware that translates data between parallel and serial forms. A UART is usually an individual (or part of an) integrated circuit used for serial communications over a computer or peripheral device. UARTs are now commonly included in microcontrollers. A dual UART or DUART combines two UARTs into a single chip. Many modern ICs now come with a UART that can also communicate synchronously; these devices are called USARTs (universal /asynchronous receiver/transmitter). Transmitting and Receiving Serial Data: The Universal Asynchronous Receiver/Transmitter (UART) controller is the main component of the serial communications subsystem of a computer. The UART takes bytes of data and transmits the individual bits in a sequential fashion. In this situation, a second UART re-assembles the bits into complete bytes. Serial transmission of digital information (bits) through a single wire or other medium is much more cost effective than parallel transmission through multiple wires. A UART is used to convert the transmitted information between its sequential and parallel form at each end of the link. Each UART contains a shift register which is the fundamental method of conversion between serial and parallel forms. The UART usually does not directly generate or receive the external signals used between different items of equipment. Typically, separate interface devices are used to convert the logic level signals of the UART to and from the external signalling levels. External signals may be of many different forms. Examples of standards for voltage signalling are RS-232, RS- 422 and RS-485 from the EIA. The presence or absence of current (in current loops) was used in telegraph circuits. Some signalling schemes do not use electrical wires. Examples of these are optical fiber, In DA (infrared) and (wireless) Bluetooth in its Serial Port Profile (SPP). Some signalling schemes use modulation of a carrier signal (with or without wires). Examples are modulation of audio signals with phone line modems, RF modulation with data radios and the DC-LIN for power line communication. Communication may be "full duplex" (both send and receive at the same time) or "half duplex" (devices take turns transmitting and receiving). Asynchronous Receiving and Transmitting: In asynchronous transmitting, teletype-style UARTs send a "start" bit, five to eight data bits, least-significant-bit first, an optional "parity" bit and then one, one and a half, or two "stop" bits. The start bit is of opposite polarity of the data-line's idle state. The stop bit is the data-line's idle state and provides a delay before the next character can start. (This is called asynchronous start-stop transmission). In mechanical teletypes, the "stop" bit was often stretched to two bit times to give the mechanism more time to finish in printing a character. A stretched "stop" bit also helps resynchronization. The parity bit can either makes the number of "one" bits between any start/stop pair odd, or even, or it can be omitted. Odd parity is more reliable because it assures that there will always be at least one data transition and this permits many UARTs to resynchronize. Asynchronous transmission allows data to be transmitted without the sender having to send a clock signal to the receiver. Instead, the sender and receiver must agree on timing parameters in advance and special bits are added to each word which is used to synchronize the sending and receiving units. When a word is given to the UART for Asynchronous transmissions, a bit called the "Start Bit" is added to the beginning of each word that is to be transmitted. The Start Bit is used to alert the receiver that a word of data is about to be sent and to force the clock in the receiver into synchronization with the clock in the transmitter. These two clocks must be accurate enough not to have the frequency drift by more than 10% during the transmission of the remaining bits in the word. (This requirement was set in the days of mechanical teleprompters and is easily met by modern electronic equipment). System Design: Accident Information and Vehicle Security System System Functions: To start the engine of the vehicle, the password should be given. If it is correct, the vehicle will be started normally. Whenever the engine gets started, the alert message is sent to the owner s mobile. Second DOI: / Page
5 attempt will be given in case of missing of password. If it is continued in second attempt also, the doors will be locked, buzzer will start to beep and alert message will be sent to the owner s mobile. If the password is given in reverse manner, the theft information will also be sent to nearest police station. The accident is detected by the pressure sensors.gps receiver sends the data via RF modem to the nearest hospital. Figure 1. Block diagram for vehicle security and accident information system Advantages of the System: (i) With this system it is possible to identify a person who found in the accident and treatment can be given as soon as possible. (ii) By using this, vehicle theft can be detected and it can be avoided before it happens. (iii) Vehicle security is maintained properly. Future Scope of the System: (i) Automatic information to the traffic police to clear the accident place as soon as possible in the future. (ii) Avoiding the alert message in the vehicle when no person is present in the vehicle. II. Conclusion: Thus the accident location will be detected using GPS and will be communicated to the nearest hospital using RF communication. Theft information is sent to the owners mobile using GSM. References [1]. Trimberger, S., Ed., Field-Programmable Gate the accident spot, as soon as possible. Array Technology, Kluwer, Academic Publishers. [2]. Oldfield, J. and R. Dorf, Field Programmable there is none in the car. Gate Arrays, John Wiley & Sons, New York [3]. Rose, J., A. El Gamal and A. Sangiovanni-Vincentelli, Architecture of Field-Programmable Gate Arrays, in Proceedings of the IEEE, 81(7): DOI: / Page
6 [4]. Jan A. Audestad. Network aspects of the GSM system. In EUROCON 88, June [5]. D. M. Balston. The pan-european system: GSM. In D. M. Balston and R.C.V. Macario, editors, Cellular Radio Systems. Artech House, Boston, [6]. In 1998, United States Vice President Al Gore announced plans to upgrade GPS with two new civilian signals for enhanced user accuracy and reliability, particularly with respect to aviation safety and in 2000 the United States Congress authorized the effort, referring to it as GPS II [7]. Press Release, "Xilinx Co-Founder Ross Freeman Honored as 2009 National Inventors Hall of Fame Inductee for Invention of FPGA. DOI: / Page
Collided Vehicle Position Detection using GPS & Reporting System through GSM
Collided Vehicle Position Detection using GPS & Reporting System through GSM M.M.Raghaveendra 1, N.Sahitya 2, N.Nikhila 3, S.Sravani 4 1 Asst.Professor ECE Department, 2 Student, 3 Student, 4 Student,
Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS
SERIAL I/O COMMON PROTOCOLS RS-232 Fundamentals What is RS-232 RS-232 is a popular communications interface for connecting modems and data acquisition devices (i.e. GPS receivers, electronic balances,
Multiplexing on Wireline Telephone Systems
Multiplexing on Wireline Telephone Systems Isha Batra, Divya Raheja Information Technology, Dronacharya College of Engineering Farrukh Nagar, Gurgaon, India ABSTRACT- This Paper Outlines a research multiplexing
Location-Aware and Safer Cards: Enhancing RFID Security and Privacy
Location-Aware and Safer Cards: Enhancing RFID Security and Privacy 1 K.Anudeep, 2 Mrs. T.V.Anantha Lakshmi 1 Student, 2 Assistant Professor ECE Department, SRM University, Kattankulathur-603203 1 [email protected],
Keywords: GPS, GSM, AVR Microcontroller, SMS.
Volume 5, Issue 4, 2015 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com A System for Car Accident
7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
EECC694 - Shaaban. Transmission Channel
The Physical Layer: Data Transmission Basics Encode data as energy at the data (information) source and transmit the encoded energy using transmitter hardware: Possible Energy Forms: Electrical, light,
Serial Communications
April 2014 7 Serial Communications Objectives - To be familiar with the USART (RS-232) protocol. - To be able to transfer data from PIC-PC, PC-PIC and PIC-PIC. - To test serial communications with virtual
Intelligent Home Automation and Security System
Intelligent Home Automation and Security System Ms. Radhamani N Department of Electronics and communication, VVIET, Mysore, India ABSTRACT: In todays scenario safer home security is required, As the technology
Application Note 83 Fundamentals of RS 232 Serial Communications
Application Note 83 Fundamentals of Serial Communications Due to it s relative simplicity and low hardware overhead (as compared to parallel interfacing), serial communications is used extensively within
Design And Implementation Of Bank Locker Security System Based On Fingerprint Sensing Circuit And RFID Reader
Design And Implementation Of Bank Locker Security System Based On Sensing Circuit And RFID Reader Khaing Mar Htwe, Zaw Min Min Htun, Hla Myo Tun Abstract: The main goal of this system is to design a locker
Raghavendra Reddy D 1, G Kumara Swamy 2
Car Accident Detection, Communication And Tracking Using ARM7 Controller Raghavendra Reddy D 1, G Kumara Swamy 2 1 PG Scholar, Dept of ECE, Malla Reddy Engineering College (Autonomous), Hyderabad, India.
FPGAs in Next Generation Wireless Networks
FPGAs in Next Generation Wireless Networks March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 FPGAs in Next Generation
Design and Verification of Nine port Network Router
Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra
Computers Are Your Future. 2006 Prentice-Hall, Inc.
Computers Are Your Future 2006 Prentice-Hall, Inc. Computers Are Your Future Chapter 3 Wired and Wireless Communication 2006 Prentice-Hall, Inc Slide 2 What You Will Learn... ü The definition of bandwidth
Wireless power meter monitoring with power theft detection and intimation system using GSM and Zigbee networks
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 6, Ver. I (Nov - Dec. 2014), PP 04-08 Wireless power meter monitoring with power
DEVELOPMENT OF INDIVIDUAL HOME SECURITY SYSTEM USING CAN AND ZIGBEE PROTOCOL
DEVELOPMENT OF INDIVIDUAL HOME SECURITY SYSTEM USING CAN AND ZIGBEE PROTOCOL P.Mohan 1, M. Vinoth Kumar 2 1 PG Scholar, Masters Degree in Embedded System Technologies, Rajiv Gandhi College of Engineering,
CHAPTER 1 1 INTRODUCTION
CHAPTER 1 1 INTRODUCTION 1.1 Wireless Networks Background 1.1.1 Evolution of Wireless Networks Figure 1.1 shows a general view of the evolution of wireless networks. It is well known that the first successful
Bus Data Acquisition and Remote Monitoring System Using Gsm & Can
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 8, Issue 3 (Nov. - Dec. 2013), PP 88-92 Bus Data Acquisition and Remote Monitoring System
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 ISSN 2278-7763
International Journal of Advancements in Research & Technology, Volume 2, Issue3, March -2013 1 FPGA IMPLEMENTATION OF HARDWARE TASK MANAGEMENT STRATEGIES Assistant professor Sharan Kumar Electronics Department
International Journal of Research in Advent Technology Available Online at: http://www.ijrat.org
DESIGN AND IMPLEMENTATION OF A GPS RECEIVER USING 8051 MICROCONTROLLER Garima Jain 1, Nasreen Noorani 2, Vishal Badole 3 1 2 3 Electronics & Communication Department 1 2 3 Acropolis Technical Campus, Indore,
Vehicle Scrutinizing using GPS & GSM Technologies Implemented with Ardunio controller
Vehicle Scrutinizing using GPS & GSM Technologies Implemented with Ardunio controller A.Kalaiarasi 1, Raviram.P 2, Prabakaran. P M 3, ShanthoshKumar.K 4, Dheeraj B P 5 Assistant Professor, Dept. of EEE,
GPS & GSM BASED REAL-TIME VEHICLE TRACKING SYSTEM.
GPS & GSM BASED REAL-TIME VEHICLE TRACKING SYSTEM. Introduction: The Proposed design is cost-effective, reliable and has the function of accurate tracking. When large object or vehicles were spread out
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,
How To Design A Code Lock System With A Status Display On A Cell Phone And A Password Code On A Smart Phone
ISSN (e): 2250 3005 Vol, 04 Issue, 7 July 2014 International Journal of Computational Engineering Research (IJCER) Enhanced Wireless Security System With Digital code lock using RF &GSM Technology 1 E.Supraja,
Objectives. Lecture 4. How do computers communicate? How do computers communicate? Local asynchronous communication. How do computers communicate?
Lecture 4 Continuation of transmission basics Chapter 3, pages 75-96 Dave Novak School of Business University of Vermont Objectives Line coding Modulation AM, FM, Phase Shift Multiplexing FDM, TDM, WDM
Attenuation (amplitude of the wave loses strength thereby the signal power) Refraction Reflection Shadowing Scattering Diffraction
Wireless Physical Layer Q1. Is it possible to transmit a digital signal, e.g., coded as square wave as used inside a computer, using radio transmission without any loss? Why? It is not possible to transmit
How To Track A Vehicle With A Smart Vehicle Tracking System
SMART VEHICLE TRACKING SYSTEM Mrs. K.P.Kamble 1 Lecturer 1 Department of Electronics and Telecommunication Engineering, YCCE, Nagpur [email protected] ABSTRACT It is amazing to know how simple
Introduction Ericsson Handheld Telephone 1341-B
Ericsson Handheld Telephone 1341-B 2 Contents General 5 The Mobile Telephone Network 6 Base Station and Cell 7 Radio Channels 7 Radio Coverage 8 Transmission Control and Communication 9 Quality Control
Lesson 7: SYSTEM-ON. SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY. Chapter-1L07: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Lesson 7: SYSTEM-ON ON-CHIP (SoC( SoC) AND USE OF VLSI CIRCUIT DESIGN TECHNOLOGY 1 VLSI chip Integration of high-level components Possess gate-level sophistication in circuits above that of the counter,
SDR Architecture. Introduction. Figure 1.1 SDR Forum High Level Functional Model. Contributed by Lee Pucker, Spectrum Signal Processing
SDR Architecture Contributed by Lee Pucker, Spectrum Signal Processing Introduction Software defined radio (SDR) is an enabling technology, applicable across a wide range of areas within the wireless industry,
Advanced Electronic System for Human Safety (Smart Watch)
Advanced Electronic System for Human Safety (Smart Watch) Ganesh Ghorpade 1, Tushar Gaikwad 2, Laxman Jangid 3 Department of Electronics and Telecommunication Pimpri Chinchwad College of Engineering,Pune,Maharashtra,India
Architectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
VEHICLE MONITORING CONTROLLING AND TRACKING SYSTEM BY USING ANDROID APPLICATION
VEHICLE MONITORING CONTROLLING AND TRACKING SYSTEM BY USING ANDROID APPLICATION Arunthavanathan Rajeevan 1, Navod K Payagala 2 1 Lecturer, Faculty of Electrical and Computer Malabe, Sri Lanka. Email:,
Computer Networks and Internets, 5e Chapter 6 Information Sources and Signals. Introduction
Computer Networks and Internets, 5e Chapter 6 Information Sources and Signals Modified from the lecture slides of Lami Kaya ([email protected]) for use CECS 474, Fall 2008. 2009 Pearson Education Inc., Upper
Wireless Home Security System
Wireless Home Security System Group: D14 Members: Vaibhav Singh (05D07026) Abhishek Tiwari (05D07028) Sauvik Chowdhury (05D07029) 1. Abstract The project is aimed at designing a low cost and reliable wireless
Vehicle Tracking and Monitoring By ARM7
Vehicle Tracking and Monitoring By ARM7 Gangadhar M 1, Madhu M S 2 (M Tech) Dept. of Computer Network Engineering VTU PG Studies, Visvesvaraya Technological University Belgaum, India Abstract This paper
COMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
Advanced Vehicle Tracking System on Google Earth Using GPS and GSM
IJECT Vo l. 5, Is s u e Sp l - 3, Ja n - Ma r c h 2014 ISSN : 2230-7109 (Online) ISSN : 2230-9543 (Print) Advanced Vehicle Tracking System on Google Earth Using GPS and GSM 1 Sowjanya Kotte, 2 Hima Bindhu
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure
Test Driven Development of Embedded Systems Using Existing Software Test Infrastructure Micah Dowty University of Colorado at Boulder [email protected] March 26, 2004 Abstract Traditional software development
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
Chapters 1-21 Introduction to Wireless Communication Systems
Chapters 1-21 Introduction to Wireless Communication Systems Yimin Zhang, Ph.D. Department of Electrical & Computer Engineering Villanova University http://yiminzhang.com/ece8708 Yimin Zhang, Villanova
Access Control Using Smartcard And Passcode
IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676 Volume 4, Issue 5 (Jan. - Feb. 2013), PP 29-34 Access Control Using Smartcard And Passcode Omorogiuwa Eseosa 1., Uhunmwangho
Hardware and Logic Implementation of Multiple Alarm System for GSM BTS Rooms
Hardware and Logic Implementation of Multiple Alarm System for GSM BTS Rooms Arifa Ferdousi 1 and Sadeque Reza Khan 2 1 Dept. of Computer Science and Engineering, Varendra University, Rajshahi, Bangladesh
Introduction to Programmable Logic Devices. John Coughlan RAL Technology Department Detector & Electronics Division
Introduction to Programmable Logic Devices John Coughlan RAL Technology Department Detector & Electronics Division PPD Lectures Programmable Logic is Key Underlying Technology. First-Level and High-Level
RECOMMENDATION ITU-R F.1113. (Question ITU-R 157/9) b) that systems using this mode of propagation are already in service for burst data transmission,
Rec. ITU-R F.1113 1 RECOMMENDATION ITU-R F.1113 RADIO SYSTEMS EMPLOYING METEOR-BURST PROPAGATION (Question ITU-R 157/9) (1994) Rec. ITU-R F.1113 The ITU Radiocommunication Assembly, considering a) that
How To Get A Phone In The United States
Telephone Systems COMP476 Home Telephones Plain Old Telephone Service (POTS) provides a twisted pair connection from your phone to the central office. You own your home wiring and the telephone company
2 Basic Concepts. Contents
2. Basic Concepts Contents 2 Basic Concepts a. Link configuration b. Topology c. Transmission mode d. Classes of networks 1 a. Link Configuration Data links A direct data link is one that establishes a
International Journal of Science Engineering and Advance Technology, IJSEAT, Vol 2, Issue 11
Accelerometer Based Vehicle Monitoring And Tracking System Using ARM Processor And GPS B.Praveen kumar, V.Anuragh, NLP Raju M.Tech scholar, Assistant Professor, DEPT of ECE, BVC ENGG COLLEGE, Odalarevu.
Process Control and Automation using Modbus Protocol
Process Control and Automation using Modbus Protocol Modbus is the fundamental network protocol used in most industrial applications today. It is universal, open and an easy to use protocol. Modbus has
Multiplexing. Multiplexing is the set of techniques that allows the simultaneous transmission of multiple signals across a single physical medium.
Multiplexing Multiplexing is the set of techniques that allows the simultaneous transmission of multiple signals across a single physical medium. The following two factors in data communications lead to
INTRODUCTION: ABSTRACT:
INDUSTRIAL INTELLIGENT LINE FOLLOWER ROBOT WITH AUTO GO DOWN DETECTION, AUTO OBSTACLES DETECTION, WIRELESS VEHICLE STATUS DATA TRANFER TO SERVER AND MANY MORE FEATURES INTRODUCTION: This project is based
VEHICLE TRACKING SYSTEM USING GPS. 1 Student, ME (IT) Pursuing, SCOE, Vadgaon, Pune. 2 Asst. Professor, SCOE, Vadgaon, Pune
VEHICLE TRACKING SYSTEM USING GPS Pooja P. Dehankar 1, 1 Student, ME (IT) Pursuing, SCOE, Vadgaon, Pune Prof. S. P. Potdar 2 2 Asst. Professor, SCOE, Vadgaon, Pune Abstract- Global Positioning System is
Vehicle and Object Tracking Based on GPS and GSM
Vehicle and Object Tracking Based on GPS and GSM 1 Sonali Kumari, 2 Simran Ghai, 3 Bharti Kushwaha 1,2,3 Department of Computer Science, Dronacharya Group of Institutions, Greater Noida (U.P), India Abstract:
Indian Journal of Advances in Computer & Information Engineering Volume.1 Number.1 January-June 2013, pp.1-5 @ Academic Research Journals.
Cellular System Rajat Chugh, Parag Jasoria, Tushar Arora, Nitin Ginotra and Vivek Anand V Semester, Department of Computer Science and Engineering, Dronacharya College of Engineering, Khentawas, Farukhnagar,
Plc Based Monitoring and Controlling System Using Wi-Fi Device
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 9, Issue 4, Ver. II (Jul - Aug. 2014), PP 29-34 Plc Based Monitoring and Controlling System
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET)
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) International Journal of Electronics and Communication Engineering & Technology (IJECET), ISSN 0976 ISSN 0976 6464(Print)
Using Xbee 802.15.4 in Serial Communication
Using Xbee 802.15.4 in Serial Communication Jason Grimes April 2, 2010 Abstract Instances where wireless serial communication is required to connect devices, Xbee RF modules are effective in linking Universal
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana
DT3: RF On/Off Remote Control Technology. Rodney Singleton Joe Larsen Luis Garcia Rafael Ocampo Mike Moulton Eric Hatch
DT3: RF On/Off Remote Control Technology Rodney Singleton Joe Larsen Luis Garcia Rafael Ocampo Mike Moulton Eric Hatch Agenda Radio Frequency Overview Frequency Selection Signals Methods Modulation Methods
ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT
216 ON SUITABILITY OF FPGA BASED EVOLVABLE HARDWARE SYSTEMS TO INTEGRATE RECONFIGURABLE CIRCUITS WITH HOST PROCESSING UNIT *P.Nirmalkumar, **J.Raja Paul Perinbam, @S.Ravi and #B.Rajan *Research Scholar,
In-Vehicle Networking
In-Vehicle Networking SAE Network classification Class A networks Low Speed (
EPL 657 Wireless Networks
EPL 657 Wireless Networks Some fundamentals: Multiplexing / Multiple Access / Duplex Infrastructure vs Infrastructureless Panayiotis Kolios Recall: The big picture... Modulations: some basics 2 Multiplexing
Introduction to Digital System Design
Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital
(Refer Slide Time: 2:10)
Data Communications Prof. A. Pal Department of Computer Science & Engineering Indian Institute of Technology, Kharagpur Lecture-12 Multiplexer Applications-1 Hello and welcome to today s lecture on multiplexer
Transmitting Live Aircraft Security Data by 3G Unlocking the Potential of 3G Developing an Air Traffic Management (ATM) Security System
Transmitting Live Aircraft Security Data by 3G Steve Lane, Commercial Director at electronic design consultancy Triteq, talks about how commercial 3G mobile phone technology has been adapted to monitor
Lecture 1. Introduction to Embedded Computer Systems
CENG 314 Lecture 1 Introduction to Embedded Computer Systems Asst. Prof. Tolga Ayav, Ph.D. Department of Computer Engineering System A system has a set of one or more inputs entering a black box and a
INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA
COMM.ENG INTRODUCTION TO COMMUNICATION SYSTEMS AND TRANSMISSION MEDIA 9/6/2014 LECTURES 1 Objectives To give a background on Communication system components and channels (media) A distinction between analogue
Accident Notification System by using Two Modems GSM and GPS
Accident Notification System by using Two Modems GSM and GPS Hajer Salim Humaid AL-Farsi Electronic Engineering Student Caledonian College of Engineering, Muscat Malathi B. N. Senior Lecturer, Department
Computer Networking: A Survey
Computer Networking: A Survey M. Benaiah Deva Kumar and B. Deepa, 1 Scholar, 2 Assistant Professor, IT Department, Sri Krishna College of Arts and Science College, Coimbatore, India. Abstract- Computer
BORDER ALERT AND SMART TRACKING SYSTEM WITH ALARM USING DGPS AND GSM
BORDER ALERT AND SMART TRACKING SYSTEM WITH ALARM USING DGPS AND GSM NaveenKumar.M #1, Ranjith.R *2 #* Department of Electronics and Instrumentation Engineering, #* Sri Sairam Engineering College, Chennai,
Computer Performance. Topic 3. Contents. Prerequisite knowledge Before studying this topic you should be able to:
55 Topic 3 Computer Performance Contents 3.1 Introduction...................................... 56 3.2 Measuring performance............................... 56 3.2.1 Clock Speed.................................
Software Defined Radio Architecture for NASA s Space Communications
From July 2007 High Frequency Electronics Copyright 2007 Summit Technical Media Software Defined Radio Architecture for NASA s Space Communications By Maximilian C. Scardelletti, Richard C. Reinhart, Monty
Environmental Monitoring: Guide to Selecting Wireless Communication Solutions
Environmental Monitoring: Guide to Selecting Wireless Communication Solutions By: Scott South Published in WaterWorld, January 2005 (Page 48) Rapidly growing demands for information and increased productivity
Design and Analysis of Parallel AES Encryption and Decryption Algorithm for Multi Processor Arrays
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue, Ver. III (Jan - Feb. 205), PP 0- e-issn: 239 4200, p-issn No. : 239 497 www.iosrjournals.org Design and Analysis of Parallel AES
Analog vs. Digital Transmission
Analog vs. Digital Transmission Compare at two levels: 1. Data continuous (audio) vs. discrete (text) 2. Signaling continuously varying electromagnetic wave vs. sequence of voltage pulses. Also Transmission
Power Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
Serial Communications
Serial Communications 1 Serial Communication Introduction Serial communication buses Asynchronous and synchronous communication UART block diagram UART clock requirements Programming the UARTs Operation
Computer Organization & Architecture Lecture #19
Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of
Android based Alcohol detection system using Bluetooth technology
For more Project details visit: http://www.projectsof8051.com/android-based-alcohol-detection-system-usingbluetooth-technology/ Code 1435 Project Title Android based Alcohol detection system using Bluetooth
Propsim enabled Aerospace, Satellite and Airborne Radio System Testing
www.anite.com Propsim enabled Aerospace, Satellite and Airborne Radio System Testing Anite is now part of Keysight Technologies Realistic and repeatable real-time radio channel emulation solutions for
AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)
AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD) Samuel Lakeou, University of the District of Columbia Samuel Lakeou received a BSEE (1974) and a MSEE (1976)
CS263: Wireless Communications and Sensor Networks
CS263: Wireless Communications and Sensor Networks Matt Welsh Lecture 4: Medium Access Control October 5, 2004 2004 Matt Welsh Harvard University 1 Today's Lecture Medium Access Control Schemes: FDMA TDMA
Chapter 11 I/O Management and Disk Scheduling
Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 11 I/O Management and Disk Scheduling Dave Bremer Otago Polytechnic, NZ 2008, Prentice Hall I/O Devices Roadmap Organization
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev. LAB 1 - Introduction to USRP
Department of Electrical and Computer Engineering Ben-Gurion University of the Negev LAB 1 - Introduction to USRP - 1-1 Introduction In this lab you will use software reconfigurable RF hardware from National
TCOM 370 NOTES 99-6 VOICE DIGITIZATION AND VOICE/DATA INTEGRATION
TCOM 370 NOTES 99-6 VOICE DIGITIZATION AND VOICE/DATA INTEGRATION (Please read appropriate parts of Section 2.5.2 in book) 1. VOICE DIGITIZATION IN THE PSTN The frequencies contained in telephone-quality
Switch Fabric Implementation Using Shared Memory
Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today
Computer Systems Structure Input/Output
Computer Systems Structure Input/Output Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Examples of I/O Devices
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0
Chapter 7 Memory and Programmable Logic
NCNU_2013_DD_7_1 Chapter 7 Memory and Programmable Logic 71I 7.1 Introduction ti 7.2 Random Access Memory 7.3 Memory Decoding 7.5 Read Only Memory 7.6 Programmable Logic Array 77P 7.7 Programmable Array
How To Fix A 3 Bit Error In Data From A Data Point To A Bit Code (Data Point) With A Power Source (Data Source) And A Power Cell (Power Source)
FPGA IMPLEMENTATION OF 4D-PARITY BASED DATA CODING TECHNIQUE Vijay Tawar 1, Rajani Gupta 2 1 Student, KNPCST, Hoshangabad Road, Misrod, Bhopal, Pin no.462047 2 Head of Department (EC), KNPCST, Hoshangabad
Display Message on Notice Board using GSM
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 7 (2013), pp. 827-832 Research India Publications http://www.ripublication.com/aeee.htm Display Message on Notice Board
International Journal of Advanced Research in Computer Engineering & Technology (IJARCET) Volume 3, Issue 6, June 2014
Real Time Wireless based Train Tracking, Track Identification and Collision avoidance System for Railway Sectors 1 R. Immanuel Rajkumar, 2 Dr.P. E. Sankaranarayanan, and 3 Dr.G.Sundari 1 Research Scholar,
ANYTIME ANYPLACE-REMOTE MONITORING OF STUDENTS ATTENDANCE BASED ON RFID AND GSM NETWORK
ANYTIME ANYPLACE-REMOTE MONITORING OF STUDENTS ATTENDANCE BASED ON RFID AND GSM NETWORK Mr.C.S.Karthikeyan 1 S.Murugeswari 2 Assistant professor, Dept. of ECE, Kamaraj College of Engineering and Technology,
Starlink 9003T1 T1/E1 Dig i tal Trans mis sion Sys tem
Starlink 9003T1 T1/E1 Dig i tal Trans mis sion Sys tem A C ombining Moseley s unparalleled reputation for high quality RF aural Studio-Transmitter Links (STLs) with the performance and speed of today s
Nexus Technology Review -- Exhibit A
Nexus Technology Review -- Exhibit A Background A. Types of DSL Lines DSL comes in many flavors: ADSL, ADSL2, ADSL2+, VDSL and VDSL2. Each DSL variant respectively operates up a higher frequency level.
Remote Area Tracking and Mapping
Remote Area Tracking and Mapping TM3000 with Iridium Satellite Back up Communications Step Global has developed a solution to remote area GPS tracking by interfacing the Trimble TM3000 Asset Tracking Device
All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
