SC14425 Complete Baseband processor for DECT Base Stations. with Caller-id and Handsfree PRELIMINARY. General Description. Features.



Similar documents
SC14404 Complete Baseband Processor for DECT Handsets

AND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor.

Freescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ

FLYPORT Wi-Fi G

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

ZL30136 GbE and Telecom Rate Network Interface Synchronizer

How To Fix An Lmx9838 Bluetooth Serial Port Module With Bluetooth (Bluetooth 2) From A Bluetooth Bluetooth 4.2 Device With A Bluembee 2.2 Module

8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA

LM1036 Dual DC Operated Tone/Volume/Balance Circuit

ICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram

WICE-SPI Hardware Operation Manual

PAC52XX Clock Control Firmware Design

Block 3 Size 0 KB 0 KB 16KB 32KB. Start Address N/A N/A F4000H F0000H. Start Address FA000H F8000H F8000H F8000H. Block 2 Size 8KB 16KB 16KB 16KB

M68EVB908QL4 Development Board for Motorola MC68HC908QL4

Programming Audio Applications in the i.mx21 MC9328MX21

Microtronics technologies Mobile:

Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.

DECT Module UM-9802 Datasheet

Bluetooth Audio Data Transfer between Bluetooth chipset (PMB6752&PMB6625) and TriCore Host TC1920

DRM compatible RF Tuner Unit DRT1

Part 1. MAX BIT DAC with an Arduino Board. MIDI to Voltage Converter Part1

Atmel Norway XMEGA Introduction

Implementing SPI Master and Slave Functionality Using the Z8 Encore! F083A

Am186ER/Am188ER AMD Continues 16-bit Innovation

LC7218, 7218M, 7218JM

Serial port interface for microcontroller embedded into integrated power meter

Using the HT46R46 I/O Ports to Implement Half-Duplex SPI Communication

Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education

IP Phone Solutions TNETV1050/1055

Implementing SPI Communication Between MSP430 G2452 and LTC ADC

Guangzhou HC Information Technology Co., Ltd. Product Data Sheet

Switch board datasheet EB

Chapter 13. PIC Family Microcontroller

Software User Guide UG-461

Hello, and welcome to this presentation of the STM32L4 reset and clock controller.

LC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function

Advanced Microcontrollers Grzegorz Budzyń Lecture. 3: Electrical parameters of microcontrollers 8051 family

TRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features

LM566C Voltage Controlled Oscillator

LM1596 LM1496 Balanced Modulator-Demodulator

Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16

Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs

Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged

Cellphone Based Device Control With Voice Acknowledgement

Application Note AN_209. AN_209 PDIUSBD12 to FT120 Migration Guide

Supply voltage Supervisor TL77xx Series. Author: Eilhard Haseloff

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

Application Note 132. Introduction. Voice Video and Data Communications using a 2-Port Switch and Generic Bus Interface KSZ MQL/MVL

ICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET

NM93CS06 CS46 CS56 CS Bit Serial EEPROM with Data Protect and Sequential Read

7a. System-on-chip design and prototyping platforms

DS12885, DS12885Q, DS12885T. Real Time Clock FEATURES PIN ASSIGNMENT

Simplifying System Design Using the CS4350 PLL DAC

nanoetxexpress Specification Revision 1.0 Figure 1 nanoetxexpress board nanoetxexpress Specification Rev 1.

Features. Applications

LM386 Low Voltage Audio Power Amplifier

Alcatel-Lucent OmniPCX Enterprise Communication Server TA-MMK (MMK V2)

Flexible Active Shutter Control Interface using the MC1323x

POCKET SCOPE 2. The idea 2. Design criteria 3

Intel NetStructure Host Media Processing Software Release 1.0 for the Windows * Operating System

PCAN-MicroMod Universal I/O Module with CAN Interface. User Manual. Document version ( )

LOW POWER NARROWBAND FM IF

Software engineering for real-time systems

Voice Dialer Speech Recognition Dialing IC

MX PIC24F Educational Module User Manual

Guangzhou HC Information Technology Co., Ltd. Product Data Sheet

Guangzhou HC Information Technology Co., Ltd. Product Data Sheet

Genesi Pegasos II Setup

LOW POWER FM TRANSMITTER SYSTEM

RETRIEVING DATA FROM THE DDC112

SG Miniature Wi-Fi Radio

POWER-VOLTAGE MONITORING IC WITH WATCHDOG TIMER

Hardware Configurations for the i.mx Family USB Modules

8031AH 8051AH 8032AH 8052AH NMOS SINGLE-CHIP 8-BIT MICROCONTROLLERS

The FT6x06 series ICs include FT6206 /FT6306, the difference of their specifications will be listed individually in this datasheet.

CAN bus board. EB018

Command Processor for MPSSE and MCU Host Bus Emulation Modes

MPC603/MPC604 Evaluation System

FEATURES DESCRIPTION. PT6321 Fluorescent Display Tube Controller Driver

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter

ES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information

How to Read a Datasheet

MCF54418 NAND Flash Controller

Technical Description. Multifunctional Desk-Top Call Station Digital Version 8, 16 Keys L.No ,

Wireless monitoring system for temperature and humidity based on ZigBee

DM54161 DM74161 DM74163 Synchronous 4-Bit Counters

BridgeWay M400/M800 Radio/Intercom VoIP Gateway System Overview

HT1632C 32 8 &24 16 LED Driver

Design of a High Speed Communications Link Using Field Programmable Gate Arrays

Data Sheet. Adaptive Design ltd. Arduino Dual L6470 Stepper Motor Shield V th November L6470 Stepper Motor Shield

MicroMag3 3-Axis Magnetic Sensor Module

Rayson Technology Co., Ltd.

AN-812 APPLICATION NOTE

M80 EVB User Guide M80. Quectel Cellular Engine. EVB User Guide M80_EVB_UGD_V1.2 M80_EVB_UGD_V1.2-0-

ontroller LSI with Built-in High- Performance Graphic Functions for Automotive Applications

Display Message on Notice Board using GSM

The Programming Interface

SEC2410/SEC4410 HS Endpoint Processor with USB 2.0, Smart Card, & FMC for Secure Token & Storage

Lab Experiment 1: The LPC 2148 Education Board

Transcription:

SC14425 Complete Baseband processor for DECT Base Stations with Caller-id and Handsfree General Description The SC14425SC14425 is a 33 Volt CMOS IC optimized to handle all the audio, signal and data processing needed within a DECT base station An ADPCM transcoder, a very low power 14 bit Codec and Analog Frontend are integrated Direct connections towards analog or ISDN line interface The SC14425 has an on-chip dedicated flexible DSP optimized for telecom applications caller-id, handsfree and allows easy connection to digital telephone answering machine devices The SC14425 is designed to be compatible with many radio interfaces A dedicated TDMA controller handles all physical layer slot formats and radio control The integrated s standard CR16B processor core takes care of all the higher protocol stack Programmable I/O ports can be configured as chip selects for I/O expanders, Serial Flashes, interrupt source or I/O A digital serial interface can be configured to interface to industry-standard c odecs and ISDN devices with µ-law, a-law, linear or transparent data formats Features Integrated DECT base band transceiver optimized for GAP base stations according to ETS 300 175-2,3 & 8 27 to 33 Volt operating voltage Embedded 16 bit CompactRISC TM CR16B Microprocessor with In System Emulation (ISE) mode On-chip 6kByte Memory Embedded flexible dedicated DSP executing Caller-id (CID), Caller-id on Call Waiting (CIDCW) and handsfree, two echo cancellers, two echo suppressors, extended DTMF detection, DTMF generation, sidetone and artificial echo loss Two full duplex 32 kbits/sec ADPCM transcoder On-chip Dedicated Instruction Processor (DiP) for all TDMA based events, which supports 1152MHz, 0576MHz and 0288MHz data rates Protected and unprotected full and double slot B-fields Standard DECT encryption with different keys for different MAC-connections At least 6 MAC connections can be handled simultaneously Flexible three wire interface to radio front synthesizer One 14-bit linear CODEC with programmable gain Peak hold ADC for RSSI measurement Two input successive approximation ADC Three general purpose I/O ports with programmable interrupts Full duplex UART, SPI TM and MICROWIRE TM interface Flexible 8 khz synchronous Serial interface to external codecs and ISDN interface circuits Two general purpose timers and watch dog timer Programmable chip selects to wide ROM, S NAND Flash Memory and I/O expanders Two Capture timers for frequency measurement for eg metering, ringing and call progress tone detection 100 pin TQFP-100 package Note 1: CompactRISC TM is a trademark of Corporation, SPI TM is a trademark of Motorola PRELIMINARY FEBRUARY 2000 SC14425 Complete Baseband processor for DECT Base Stations System Diagram sc14425 CID Handsfree ISDN or PSTN PSTN ISDN PSTN1 PSTN2 Copyright 2000 Corp 1 wwwnationalcom

10 CONNECTION DIAG SCLK PD7 PD6 PD5 PD4 PD3 PD2 PD1 RFCLK RF 2 Xtal1 CAP AVS AVD RSSI RDI CMPREF TDO MEN1n SO SK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 AD18 INT5n P1[5] AD4 AD5 AD6 AD7 AD12 AD15 AD16 WRn AD17 AD14 100 99 98 97 96 95 94 93 92 91 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 SC14425 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 P0[0] P0[1] P0[2] UTX URX CS0 P0[3] P0[4] P0[5] P0[6] P0[7] P1[0] P1[1] P1[2] P1[3] P1[4] CS1 TONE CS2 READY AD19 CLK100 INTn0 P10_INT INTn1 INTn2 SCK SEN AD13 AD8 AD9 AD11 RDn AD10 INTn3 INTn4 SDI SDO P2[0] P2[1] P2[2] STR0 STR1 RCSn P2[3] P2[4] ICLK DAB7 DAB6 DAB5 DAB4 DAB3 P2[5] ADC0 P2[6] ADC1 P2[7] ADC2 COUT CIN 0 HOLKN TP 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 60 59 58 57 56 55 54 53 52 51 DAB2 DAB1 DAB0 AD0 AD1 AD2 AD3 P1[6] ACSn INTn6 P1[7] HOLDn MI INTn7 RSTn AVS2 AVD2 LRS2+ LRS2- VREF2- MIC2- AGND MIC2+ VREF2+ CAP2+ CAP2- Order Number SC14425XVJG (Standard version) X=silicon revision See NS Package Number VJG100A Note 1: Note 2: Note 3: All digital outputs can sink/source 2 ma unless otherwise specified All digital inputs are Schmitt trigger types After reset all I/Os are set to input and all pull-up or pull-down resistors are enabled unless otherwise specified PU = Pull-up resistor enabled, PD = Pull-down resistor enabled, I = input A-I, B-I = In Boot mode A or B input and pull-up or pull-down resistor disabled, A-PD, B-PU = In Boot mode A, Pull-down resistor enabled In Boot mode B, pull-up resistor enabled Reset state of address and WRn, RDn pins: Hi-Z/1 means Hi-Z if RSTn is LOW, if RSTn goes HIGH is takes 32 SCLK cycles = 25 usec before these pin drives a 1 5 Volt protection pads: type *P may NOT be connected to an external pull down resistor Copyright 2000 Corp 2 wwwnationalcom

February 2000, 3 RF RFCLK RDI CMPREF TDO RSSI AVS CAP XTAL1 Xtal Osc CLOCK Clock/ Recovery 6 bit Gaussian Filter peakhold ADC READY HOLK HOLDN RSTN CR16B BMC CS0,1,2 SCLK SBI ACSN RCSN WRN RDN CLK100 MI ICU Bus arbiter Shared Watchdog Timer0 Timer1 Boot ROM P00 UART P07 P0 P1 P2 Seq P10 Debounce Timer Dedicated Instruction Processor P17 SPI P20 P27 ADC Capture Timer/ Counter 1,2 ECZ1,2 1,2,3 1,2,3 P10 DAB(70) AD(190) 2 ADC0 0 ADC1 ADC2 TONE 0 PD7 PD1 PIN WIRE MICRO Cyphering 2X ADPCM Caller-id DTMF CAS FSK detect Echo Canceller, suppressor DTMF tone generator Conferencing summator Alaw/uLaw conversion Handsfree, Listen-in CODEC2 MIC2+ MIC2- LRS2+ LRS2- SO SK MEN1N STR1 STR0 ICLK COUT CIN CAP1 CAP2+ CAP2- VREF2+ VREF2- AVD2 AVS2 AGND (3-6-98) FIGURE 1 SC14425 Block diagram

10 Package information 160+/- 015) 1400+/- 010) SEATING PLANE 1395+/-010 025 14+/-0108 pin 1 1395+/-010 1400+/-010 160+/-015 09-20 FIGURE 1 100 pins TP Quad Flat Pack NS Package Number VJG100A 17-27 5 060+/-015 4220180 Copyright 2000 Corp 4 wwwnationalcom

20 Product status definitions Definition of Terms BV reserves the right to make changes without notice to any products herein to improve reliability, function or design National does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the right of others Sheet Identification Advance Information Preliminary No Identification Noted Obsolete Product Status Formative or In Design First Production Full Production Not In Production Definition This data sheet contains the design specifications for product development Specifications may change in any manner without notice This data sheet contains preliminary data Supplementary data will be published at a later date Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product This data sheet contains final specifications Corporation reserves the right to make changes at any time without notice in order to improve design and supply the best possible product This data sheet contains specifications on a product that has been discontinued by Corporation The datasheet is printed for reference information only SC14425 Complete Baseband processor for DECT Base Stations LIFE SUPPORT POLICY NATIONAL S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION As used herein: 1 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user 2 A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness Corporation Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsccom Europe Fax: (+49) 0-180-530 85 86 Email: europesupport@nsccom Deutsch Tel: (+49) 0-180-530 85 85 English Tel: (+49) 0-180-532 78 32 Asia Pacific Customer Response Group Tel: 65-254-4466 Fax: 65-250-4466 Email: seasupport@nsccom Japan Ltd Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Copyright 2000 Corp 5 wwwnatiionalcom