EEPROM PROGRAMMING FOR PCIe UARTs



Similar documents
Windows & Linux API interface code for PCI/PCIe UARTs drivers

Block 3 Size 0 KB 0 KB 16KB 32KB. Start Address N/A N/A F4000H F0000H. Start Address FA000H F8000H F8000H F8000H. Block 2 Size 8KB 16KB 16KB 16KB

SP490/491 Full Duplex RS-485 Transceivers

4511 MODBUS RTU. Configuration Manual. HART transparent driver. No. 9107MCM100(1328)

MPR121 Serial Communication

DK40 Datasheet & Hardware manual Version 2

CP2110-EK CP2110 EVALUATION KIT USER S GUIDE. 1. Kit Contents. 2. Relevant Documentation. 3. Software Setup

Measurement and Analysis Introduction of ISO7816 (Smart Card)

Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged

GPS/GLONASS SiRFstarV Evaluation Kit EVA5100-A

Introduction to PCI Express Positioning Information

Wake on LAN Hardware Implementation Utilizing the Intel EP80579 Integrated Processor Product Line

MICROPROCESSOR. Exclusive for IACE Students iacehyd.blogspot.in Ph: /422 Page 1

7 OUT1 8 OUT2 9 OUT3 10 OUT4 11 OUT5 12 OUT6 13 OUT7 14 OUT8 15 OUT9 16 OUT10 17 OUT11 18 OUT12 19 OUT13 20 OUT14 21 OUT15 22 OUT16 OUT17 23 OUT18

We r e going to play Final (exam) Jeopardy! "Answers:" "Questions:" - 1 -

SRF08 Ultra sonic range finder Technical Specification

Table 1 below is a complete list of MPTH commands with descriptions. Table 1 : MPTH Commands. Command Name Code Setting Value Description

Application Note. AN_136_Hi-Speed Mini Module EEPROM Disaster Recovery

AAT001-10E TMR Angle Sensor

Lecture N -1- PHYS Microcontrollers

C440GX+ System Event Log (SEL) Messages

Guangzhou HC Information Technology Co., Ltd. Product Data Sheet

LOCAL INTERCONNECT NETWORK (LIN)

PC2400 EEPROM PROGRAMMER INSTRUCTION MANUAL

SIMATIC NET. CP AS-Interface Master B C. Preface Contents. Technical Description and Installation Instructions Interface to the User Program

W25Q80, W25Q16, W25Q32 8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI

Old Company Name in Catalogs and Other Documents

Voice Dialer Speech Recognition Dialing IC

MARTECH SPI Tools. MARTECH SPI Tools User Manual v1.0. User Manual

Production Flash Programming Best Practices for Kinetis K- and L-series MCUs

Hexadecimal Object File Format Specification

DESIGNING SECURE USB-BASED DONGLES

Develop a Dallas 1-Wire Master Using the Z8F1680 Series of MCUs

PowerQUICC II Pro (MPC83xx) PCI Agent Initialization

Old Company Name in Catalogs and Other Documents

DECT Module UM-9802 Datasheet

GTS-4E Hardware User Manual. Version: V1.1.0 Date:

ic-mq EVAL MQ1D EVALUATION BOARD DESCRIPTION

Programming Interface. for. Bus Master IDE Controller. Revision 1.0

Future Technology Devices International Ltd. USB-Key. Datasheet

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

DS12885, DS12885Q, DS12885T. Real Time Clock FEATURES PIN ASSIGNMENT

Fairchild Solutions for 133MHz Buffered Memory Modules

In-System Programmer USER MANUAL RN-ISP-UM RN-WIFLYCR-UM

White Paper Using the Intel Flash Memory-Based EPC4, EPC8 & EPC16 Devices

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

Software User Guide UG-461

Local Interconnect Network (LIN) Physical Interface

Programming Flash Microcontrollers through the Controller Area Network (CAN) Interface

Best Practices for Optimizing SQL Server Database Performance with the LSI WarpDrive Acceleration Card

2-port RS-422 / 485 Universal PCI

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

EMC6D103S. Fan Control Device with High Frequency PWM Support and Hardware Monitoring Features PRODUCT FEATURES ORDER NUMBERS: Data Brief

TECHNOLOGY BRIEF. Compaq RAID on a Chip Technology EXECUTIVE SUMMARY CONTENTS

AN4128 Application note

Intel N440BX Server System Event Log (SEL) Error Messages

How To Fix An Lmx9838 Bluetooth Serial Port Module With Bluetooth (Bluetooth 2) From A Bluetooth Bluetooth 4.2 Device With A Bluembee 2.2 Module

User Manual IC-485AI

How To Write To An Eeprom Memory On A Flash Memory On An Iphone Or Ipro Memory On Microsoft Flash Memory (Eeprom) On A Microsoft Microsoft Powerbook (Ai) 2.2.2

Digital Multiplexer and Demultiplexer. Features. General Description. Input/Output Connections. When to Use a Multiplexer. Multiplexer 1.

DS2438EVKIT+ Smart Battery Monitor Evaluation Kit

Low-Jitter I 2 C/SPI Programmable Dual CMOS Oscillator

PCI 2 Port Fast Serial Communication Adapter Card User Manual

AN601 I2C 2.8 Communication Protocol. SM130 SM130 - Mini APPLICATION NOTE

TECHNICAL NOTE 7-1. ARCNET Cable Length vs. Number of Nodes for the HYC9088 in Coaxial Bus Topology By: Daniel Kilcourse May 1991.

Kvaser Mini PCI Express User s Guide

USB2.0 <=> I2C V4.4. Konverter Kabel und Box mit Galvanischetrennung

AND8365/D. 125 kbps with AMIS-4168x APPLICATION NOTE

udrive-usd-g1 Embedded DOS micro-drive Module Data Sheet

AN2680 Application note

NVIDIA GRID 2.0 ENTERPRISE SOFTWARE

13. Publishing Component Information to Embedded Software

2-Serial/1-Parallel Port PCI Adapter RC303 User Manual

OZ-47 Smart Board with Metal Oxide Sensor For Ozone Monitoring

Part Number Decoder for Toshiba NAND Flash

USER GUIDE EDBG. Description

User Manual. AS-Interface Programmer

Computer Systems Structure Main Memory Organization

TURBO PROGRAMMER USB, MMC, SIM DEVELOPMENT KIT

ZL30136 GbE and Telecom Rate Network Interface Synchronizer

ST19NP18-TPM-I2C. Trusted Platform Module (TPM) with I²C Interface. Features

Homework # 2. Solutions. 4.1 What are the differences among sequential access, direct access, and random access?

The Programming Interface

RDF1. RF Receiver Decoder. Features. Applications. Description. Ordering Information. Part Number Description Packages available

MF1 IC S General description. Functional specification. 1.1 Contactless Energy and Data Transfer. 1.2 Anticollision. Energy

Single channel data transceiver module WIZ2-434

MCB3101 (Class I) WiRobot Serial Bluetooth Wireless Module User Manual

MCF54418 NAND Flash Controller

AN3110 Application note

Serial Communications / Protocol in AirTest Products

Data sheet Wireless UART firmware version 4.02

Allen-Bradley/Rockwell

Microcontrollers in Practice

Table 1: Address Table

miniflash User Manual

Database lifecycle management

Introduction. Features. Industrial 2 ports RS-422/485 with Surge PCI-Express Low Profile Serial Card

PCAN-MicroMod Universal I/O Module with CAN Interface. User Manual. Document version ( )

December 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:

LC898300XA. Functions Automatic adjustment to the individual resonance frequency Automatic brake function Initial drive frequency adjustment function

Transcription:

EEPROM PROGRAMMING FOR PCIe UARTs 1.0 INTRODUCTION Exar s PCIe family of UARTs provides an interface to an Electrically Erasable Programmable Read Only Memory (EEPROM). The EEPROM is for storing information such as PCI vendor ID, PCI device ID and Class Code etc. This application note describes how to correctly program the EEPROM for the Exar PCIe family of UARTs. 2.0 HARDWARE INTERFACE The EEPROM interface consists of 4 signals, EEDI, EEDO, EECS, and EECK. This EEPROM is used to store words of information such as Vendor ID, Device ID, Class Code, etc. This information is only used with the plug-and-play auto configuration of the PCI local bus. The EEPROM is not needed when auto configuration is not required in the application. However, if your design requires non-volatile memory for other purpose, it is possible to store and retrieve data on the EEPROM through a special PCI device configuration register. The Exar PCIe UART works with a 93C46-like EEPROM whose memory is configured as 16-bit words. The 93C46 is a 1K-bit memory device that can be configured as 64 x 16 (sixty four 16-bit words) or 128 x 8 (128 bytes). In order to work with Exar PCIe UARTs, it needs to be configured as 64 x 16. The Figure 1 below shows the reference connections. FIGURE 1. PCIE UART EEPROM INTERFACE VCC 4.7K 358/354/352 PCIe UART J1 8 EECS 1 CS VCC ORG 6 EECK EEDI 2 3 SK DI EEPROM 93C46 EEDO 4 DO NU 7 GND 5 NOTE: The 4.7K pull-up resistor is required to load values from the EEPROM at power-up. 1

3.0 PROGRAM EEPROM The EEPROM must be organized into address/data pairs. The first word of the pair is the address. Table 1 below shows the format of the 16-bit address: TABLE 1: EEPROM ADDRESS BIT DEFINITIONS BIT(S) DEFINITION 15 Parity Bit - Odd parity over entire address/data pair If there is a parity error, it will be reported in bit-3 of the REGB register in the Device Configuration Registers (offset 0x08E). 14 Final If 1, this will be the last data to be read. If 0, there will be more data to be read after this. 13:8 Reserved - Bits must be 0 7:0 Target -- See Table 2 Table 2 shows the Target es available for programming into bits 7:0 of the 16-bit address word. All other Target es are reserved and must not be used. TABLE 2: TARGET ADDRESS FOR EEPROM VALUES TARGET ADDRESS DATA EXAR DEFAULT 0x Vendor ID 0x13A8 Device ID 58 -- No slave 0x4358 -- XR17V354 slave present 0x8358 -- XR17V358 slave present Class code [7:0] lower 8 bits are reserved Class code [23:8] Subsystem Vendor ID 0x Subsystem ID 0x The second word of the pair is the data. The default values are shown in Table 2. Figure 2 shows the format of one address/data pair: 2

FIGURE 2. ADDRESS / DATA PAIR / pair word 15 14 13 12 11 10 9 8 P F 0 0 0 0 0 0 7 6 5 4 3 2 1 0 Target address P means parity bit; F means final bit word 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 There is no requirement in position order in EEPROM for the address/data pair. Only the contents which need to be changed from the Exar defaults need to be included in the EEPROM. 4.0 EXAMPLES This section will present three examples to show how to program EEPROM. One is for programming default device ID and vendor ID; one is for programming subsystem device ID and vendor ID; the other is for programming vendor ID, device ID and subsystem IDs. 4.1 PROGRAMMING DEVICE ID AND VENDOR ID This example program the default Exar vendor ID (0x13A8) and device ID (58). FIGURE 3. DEFAULT VENDOR ID AND DEVICE ID Target address = 0x word 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0x word 0x13A8 0 0 0 1 0 0 1 1 1 0 1 0 1 0 0 0 Target address = word 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0x41 word 58 0 0 0 0 0 0 1 1 0 1 0 1 1 0 0 0 3

Then we can arrange those data and put them into EEPROM: FIGURE 4. EEPROM VALUES IN BYTE ALIGNMENT offset 0x A8 13 01 40 58 03 4

4.2 PROGRAMMING SUBSYSTEM VENDOR ID AND SUBSYSTEM DEVICE In this example, nothing changes except subsystem vendor ID (0x1234) and subsystem device ID (0x5678). Thus, we only need to program subsystem vendor ID and subsystem device ID. Figure 5 shows the content of subsystem IDs in EEPROM according to the rule in section 3.0. FIGURE 5. VALUES OF SUBSYSTEM IDS IN EEPROM offset 0x 04 34 12 05 40 78 56 5

4.3 PROGRAMMING VENDOR ID, DEVICE ID AND SUBSYSTEM VENDOR ID This example programs vendor ID (to 23), device ID (to 0x4567) and subsystem vendor ID (to 0x89). Figure 6 show the content of EEPROM according to the rule in section 3.0. FIGURE 6. VALUES IN EEPROM IN BYTE ALIGNMENT offset 0x 23 01 01 67 45 0x08 0x09 01 C0 0x0A 0x0B 89 6

4.4 PROGRAMMING VENDOR ID, SUBSYSTEM VENDOR ID AND SUBSYSTEM DEVICE ID This example programs vendor ID (to 0xABCD), subsystem vendor ID (to 0x9876) and subsystem device ID (to 0x5432). Since there is no sequential requirement, the order of the content in EEPROM could be different. Figure 7 shows two possibilities of EEPROM content. FIGURE 7. PROGRAM VENDOR ID, SUBSYSTEM VENDOR ID AND SUBSYSTEM DEVICE ID EEPROM #1 EEPROM #2 offset offset 0x 0x 04 CD AB 76 98 04 05 76 98 32 54 0x08 0x09 05 40 0x08 0x09 40 0x0A 0x0B 32 54 0x0A 0x0B CD AB 5.0 SUPPORT For any questions, please contact uarttechsupport@exar.com. 7

NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances. Copyright 2010 EXAR Corporation sheet June 2010. Send your UART technical inquiry with technical details to hotline: uarttechsupport@exar.com. Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. 8