Technical Note. SFDP for MT25Q Family. Introduction. TN-25-06: Serial Flash Discovery Parameters for MT25Q Family. Introduction
|
|
|
- Erick Walters
- 8 years ago
- Views:
Transcription
1 Technical Note SFDP for MT25Q Family TN-25-06: Serial Flash Discovery Parameters for MT25Q Family Introduction Introduction The serial Flash discoverable parameter (SFDP) standard enables a consistent method to describe serial Flash device function and feature capabilities in internal parameter tables. Host system software can query the standard parameter tables and enable adjustments to accommodate features that vary from one vendor to another. The SFDP standard defines a common parameter table that describes important device characteristics and serial access methods used to read the parameter table data. Micron's SFDP table information aligns with JEDEC-standard JESD216 for serial Flash discoverable parameters. The latest JEDEC standard includes revision 1.6. Micron's MT25Q production parts, beginning week 42 (2014), will include SFDP data that aligns with revision 1.6. Refer to JEDEC-standard JESD216B for a complete overview of the SFDP table definition. Refer to any MT25Q family data sheet for conditions not specified here. 1 Products and specifications discussed herein are for evaluation and reference purposes only and are subject to change by Micron without notice. Products are only warranted by Micron to meet Micron's production data sheet specifications. All information discussed herein is provided on an "as is" basis, without warranties of any kind.
2 Serial Flash Parameter Header Structure Table 1: SFDP Header Structure SFDP signature The table below shows the MT25Q family SFDP data. in these tables is read by the READ SERIAL FLASH DISCOVERY PARAMETER operation (5Ah). 00h 7:0 53h 53h 53h 53h 53h 01h 7:0 46h 46h 46h 46h 46h 02h 7:0 44h 44h 44h 44h 44h 03h 7:0 50h 50h 50h 50h 50h Parameter revision Minor 04h 7:0 06h 06h 06h 06h 06h Major 05h 7:0 01h 01h 01h 01h 01h Number of parameter headers 06h 7:0 01h 01h 01h 01h 01h Unused 07h 7:0 FFh FFh FFh FFh FFh Parameter ID(0) 08h 7:0 00h 00h 00h 00h 00h Parameter minor revision 09h 7:0 06h 06h 06h 06h 06h Parameter major revision 0Ah 7:0 01h 01h 01h 01h 01h Parameter length (in DW) 0Bh 7:0 10h 10h 10h 10h 10h Parameter table pointer 0Ch 7:0 30h 30h 30h 30h 30h 0Dh 7:0 00h 00h 00h 00h 00h 0Eh 7:0 00h 00h 00h 00h 00h Parameter 1 ID MSB 0Fh 7:0 FFh FFh FFh FFh FFh Parameter 2 ID LSB 10h 7:0 84h 84h 84h 84h 84h Parameter revision Minor 11h 7:0 00h 00h 00h 00h 00h Major 12h 7:0 01h 01h 01h 01h 01h Parameter length (in DW) 13h 7:0 02h 02h 02h 02h 02h Parameter table pointer 14h 7:0 80h 80h 80h 80h 80h 15h 7:0 00h 00h 00h 00h 00h 16h 7:0 00h 00h 00h 00h 00h Parameter 2 ID MSB 17h 7:0 FFh FFh FFh FFh FFh Parameter 3 ID LSB 18h 7:0 03h 03h 03h FFh FFh Parameter revision Minor 19h 7:0 00h 00h 00h FFh FFh Major 1Ah 7:0 01h 01h 01h FFh FFh Parameter length (in DW) 1Bh 7:0 02h 02h 02h FFh FFh Parameter table pointer TN-25-06: Serial Flash Discovery Parameters for MT25Q Family Serial Flash Parameter Header Structure 1Ch 7:0 00h 00h 00h FFh FFh 1Dh 7:0 01h 01h 01h FFh FFh 1Eh 7:0 00h 00h 00h FFh FFh Parameter 3 ID MSB 1Fh 7:0 FFh FFh FFh FFh FFh Note: 1. Others locations from 20h to 2Fh contain FFh. 2
3 Serial Flash Parameter Basic Properties Serial Flash Parameter Basic Properties Table 2: Parameter Table Flash Basic Properties Minimum sector erase sizes 30h 1:0 01b 01b 01b 01b 01b Write granularity WRITE ENABLE command required for writing to volatile status registers WRITE ENABLE command selected for writing to volatile status registers Not used 7:5 111b 111b 111b 111b 111b 4KB ERASE command 31h 7:0 20h 20h 20h 20h 20h Supports FAST READ bytes 2:1 0 01b 01b 01b 01b Supports double transfer rate clocking Supports FAST READ 32h Supports FAST READ Supports FAST READ Not used Reserved 33h 7:0 FFh FFh FFh FFh FFh Flash size () FAST READ dummy cycle FAST READ number of mode 34h 7:0 FFh FFh FFh FFh FFh 35h 7:0 FFh FFh FFh FFh FFh 36h 7:0 FFh FFh FFh FFh FFh 37h 7:0 07h 0Fh 1Fh 3Fh 7Fh 38h 4: b 01001b 01001b 01001b 01001b FAST READ command code 39h 7:0 EBh EBh EBh EBh EBh FAST READ dummy cycle FAST READ number of mode 3Ah 4: b 00111b 00111b 00111b 00111b FAST READ command code 3Bh 7:0 6Bh 6Bh 6Bh 6Bh 6Bh FAST READ dummy cycle FAST READ number of mode 3Ch 4: b 00111b 00111b 00111b 00111b FAST READ command 3Dh 7:0 3Bh 3Bh 3Bh 3Bh 3Bh 3
4 Serial Flash Parameter Basic Properties Table 2: Parameter Table Flash Basic Properties (Continued) FAST READ dummy cycle FAST READ number of mode 3Eh 4: b 00111b 00111b 00111b 00111b Command code 3Fh 7:0 BBh BBh BBh BBh BBh Supports FAST READ Reserved 3:1 111b 111b 111b 111b 111b 40h Supports FAST READ Reserved 7:5 111b 111b 111b 111b 111b Reserved 43:41h 31:8 FFFFFFh FFFFFFh FFFFFFh FFFFFFh FFFFFFh Reserved 45:44h 15:0 FFFFh FFFFh FFFFh FFFFh FFFFh FAST READ dummy cycle FAST READ number of mode 46h 4: b 00111b 00111b 00111b 00111b FAST READ command code 47h 7:0 BBh BBh BBh BBh BBh Reserved 49:48h 15:0 FFFFh FFFFh FFFFh FFFFh FFFFh FAST READ dummy cycle FAST READ number of mode 4Ah 4: b 01001b 01001b 01001b 01001b FAST READ command code 4Bh 7:0 EBh EBh EBh EBh EBh Sector Type 1 size 4Ch 7:0 0Ch 0Ch 0Ch 0Ch 0Ch Sector Type 1 command code 4Dh 7:0 20h 20h 20h 20h 20h Sector Type 2 size 4Eh 7:0 10h 10h 10h 10h 10h Sector Type 2 code 4Fh 7:0 D8h D8h D8h D8h D8h Sector Type 3 size 50h 7:0 0Fh 0Fh 0Fh 0Fh 0Fh Sector Type 3 code 51h 7:0 52h 52h 52h 52h 52h Sector Type 4 size 52h 7:0 00h 00h 00h 00h 00h Sector Type 4 code 53h 7:0 00h 00h 00h 00h 00h 4
5 Serial Flash Parameter Basic Properties Table 2: Parameter Table Flash Basic Properties (Continued) Multiplier from typical erase time to maximum erase time 3: Sector Type 1 Erase, Typical time 8: :9 01b 01b 01b 01b 01b Sector Type 2 Erase, Typical time 15: b 01001b 01001b 01001b 01001b 57h:54h 17:16 01b 01b 01b 01b 01b Sector Type 3 Erase, Typical time 22: :23 01b 01b 01b 01b 01b Sector Type 4 Erase, Typical time 29: Multiplier from typical time to maximum time for page or byte PRO- GRAM 5Bh:58h 31: :0 1011b 1011b 1011b 1011b 1011b Page size 7: Page Progr Typical time 12: Program Typical time, first byte) Program Typical time, additional byte (1) 13 17: : Chip Erase, Typical time 28: b b 00001b 00001b 30: b 11b 11b Reserved 31 1b 1b 1b 1b 1b Prohibited operations during PRO- GRAM SUSPEND Prohibited operations during ERASE SUSPEND 5Fh:5Ch 3: : Reserved 8 1b 1b 1b 1b 1b PROGRAM RESUME to SUSPEND interval (2) SUSPEND in progress program maximum latency 12: : :18 01b 01b 01b 01b 01b ERASE RESUME to SUSPEND interval 23: SUSPEND in progress erase maximum latency 28: :29 01b 01b 01b 01b 01b SUSPEND RESUME supported 31 PROGRAM RESUME command 60h 7:0 7Ah 7Ah 7Ah 7Ah 7Ah PROGRAM SUSPEND command 61h 7:0 75h 75h 75h 75h 75h 5
6 Serial Flash Parameter Basic Properties Table 2: Parameter Table Flash Basic Properties (Continued) RESUME command 62h 7:0 7Ah 7Ah 7Ah 7Ah 7Ah SUSPEND command 63h 7:0 75h 75h 75h 75h 75h Reserved 67h:64h 1:0 11b 11b 11b 11b 11b Status register polling device busy 2 EXIT DEEP POWER-DOWN to next operation delay EXIT DEEP POWER-DOWN command ENTER DEEP POWER-DOWN command 3 1b 1b 1b 1b 1b 7:4 1111b 1111b 1111b 1111b 1111b 12: b 11101b 11101b 11101b 11101b 14:13 01b 01b 01b 01b 01b 22:15 ABh ABh ABh ABh ABh 30:23 B9h B9h B9h B9h B9h Deep power-down supported mode disable sequence 3: mode enable sequence 8: mode supported 9 1b 1b 1b 1b 1b mode exit method 15: b b b b b 6Bh:68h mode entry method 19: Quad enable requirements 22: HOLD and WP disable 23 1b 1b 1b 1b 1b Reserved 31:24 FFh FFh FFh FFh FFh Volatile and nonvolatile register and WRITE ENABLE 6Fh: 6Ch 6: b b b b b Reserved 7 1b 1b 1b 1b 1b Soft reset and rescue sequence support EXIT 4-BYTE ADDRESS 23: : b b b b b ENTER 4-BYTE ADDRESS 31: Notes: 1. MT25Q 3V and 1.8V devices require only 0.4μs. 2. MT25Q 3V and 1.8V devices require only 5μs; 64μs is declared here as minimum allowed in the standard Serial Flash Discovery Parameter table. 3. Others locations from 70h to 7Fh contain FFh. 6
7 Serial Flash Parameter 4- Command Serial Flash Parameter 4- Command Table 3: Parameter Table 4- Command 4- Instruction Table DW1 4- Instruction Table DW2 80h 81h 82h 0 1b 1b 1b 1b 1 1b 1b 1b 1b 2 1b 1b 1b 1b 3 1b 1b 1b 1b 4 1b 1b 1b 1b 5 1b 1b 1b 1b 6 1b 1b 1b 1b 7 1b 1b 1b 1b 0 1b 1b 1b 1b 1 1b 1b 1b 1b 2 1b 1b 1b 1b b 1b 1b 1b 6 1b 1b 1b 1b 7 1b 1b 1b 1b 0 1b 1b 1b 1b 1 1b 1b 1b 1b 2 1b 1b 1b 1b 3 1b 1b 1b 1b 7:4 1111b 1111b 1111b 1111b 1111b 83h 7:0 FFh FFh FFh FFh FFh 84h 7:0 FFh 21h 21h 21h 21h 85h 7:0 FFh DCh DCh DCh DCh 86h 7:0 FFh 5Ch FFh FFh FFh 87h 7:0 FFh FFh FFh FFh FFh Note: 1. Others locations from 88h to FFh contain FFh. 7
8 Revision History Revision History Rev. B 08/15 Rev. A 10/14 Added 4- address command information Initial release 8000 S. Federal Way, P.O. Box 6, Boise, ID , Tel: Sales inquiries: Micron and the Micron logo are trademarks of Micron Technology, Inc. All other trademarks are the property of their respective owners. 8
W25Q80, W25Q16, W25Q32 8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
8M-BIT, 16M-BIT AND 32M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI - 1 - Preliminary - Revision B Table of Contents 1. GENERAL DESCRIPTION... 5 2. FEATURES... 5 3. PIN CONFIGURATION SOIC 208-MIL...
NAND Flash Status Register Response in Cache Programming Operations
Introduction NAND Flash Register Response in Cache ming Operations Introduction As NAND Flash memory continues to expand into different applications, faster data throughput is required. To enhance data
W25Q128FV 3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI. Publication Release Date: August 24, 2015 Revision L
3V 128M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI Publication Release Date: August 24, 2015 Revision L Table of Contents 1. GENERAL DESCRIPTIONS... 5 2. FEATURES... 5 3. PACKAGE TYPES AND PIN CONFIGURATIONS...
EN25P64 EN25P64. 64 Megabit Uniform Sector, Serial Flash Memory FEATURES GENERAL DESCRIPTION
64 Megabit Uniform Sector, Serial Flash Memory EN25P64 FEATURES Single power supply operation - Full voltage range: 2.7-3.6 volt 64 M-bit Serial Flash - 64 M-bit/8192 K-byte/32768 pages - 256 bytes per
Technical Note Memory Management in NAND Flash Arrays
Technical Note Memory Management in NAND Flash Arrays TN-29-28: Memory Management in NAND Flash Arrays Overview Overview NAND Flash devices have established a strong foothold in solid-state mass storage,
M25P40 3V 4Mb Serial Flash Embedded Memory
Features M25P40 3V 4Mb Serial Flash Embedded Memory Features SPI bus-compatible serial interface 4Mb Flash memory 75 MHz clock frequency (maximum) 2.3V to 3.6V single supply voltage Page program (up to
Micron Serial NOR Flash Memory
Micron Serial NOR Flash Memory 1.8V, Multiple I/O, 4KB Sector Erase N25Q128A 128Mb, Multiple I/O Serial Flash Memory Features Features SPI-compatible serial bus interface 18 MHz (MAX) clock frequency 1.7
M25P05-A. 512-Kbit, serial flash memory, 50 MHz SPI bus interface. Features
512-Kbit, serial flash memory, 50 MHz SPI bus interface Features 512 Kbits of flash memory Page program (up to 256 bytes) in 1.4 ms (typical) Sector erase (256 Kbits) in 0.65 s (typical) Bulk erase (512
Micron Serial NOR Flash Memory
Micron Serial NOR Flash Memory 1.8V, Multiple I/O, 4KB Sector Erase N25Q64A 64Mb, 1.8V, Multiple I/O Serial Flash Memory Features Features SPI-compatible serial bus interface 18 MHz (MAX) clock frequency
Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM
TN-46-8: Initialization Sequence for DDR SDRAM Introduction Technical Note Initialization Sequence for DDR SDRAM Introduction The double data rate DDR synchronous dynamic random access memory SDRAM device
Parallel NOR Flash Automotive Memory
Features Parallel NOR Flash Automotive Memory MT28EW512ABA1xJS-0AAT, MT28EW512ABA1xPC-0AAT Features Single-level cell (SLC) process technology Density: 512Mb Supply voltage V CC = 2.7 3.6V (program, erase,
Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview
Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand
1-Mbit (128K 8) Quad SPI nvsram with Real Time Clock
CY4VPS -Mbit (28K 8) Quad SPI nvsram with Real Time Clock Features Density Mbit (28K 8) Bandwidth 8-MHz high-speed interface Read and write at 54 Mbps Serial Peripheral Interface Clock polarity and phase
Single 2.5V - 3.6V or 2.7V - 3.6V supply Atmel RapidS serial interface: 66MHz maximum clock frequency. SPI compatible modes 0 and 3
32Mb, 2.5V or 2.7V Atmel ataflash ATASHEET Features Single 2.5V - 3.6V or 2.7V - 3.6V supply Atmel RapidS serial interface: 66MHz maximum clock frequency SPI compatible modes 0 and 3 User configurable
LE25U81AMC. Advance Information
Ordering number : EN*A2286 LE25U81AMC Advance Information CMOS L 8M-bit (1024K x 8) Serial Flash Memory http://onsemi.com Overview The LE25U81AMC is a SPI bus flash memory device with a 8M bit (1024K 8-bit)
White Paper Using the Intel Flash Memory-Based EPC4, EPC8 & EPC16 Devices
White Paper Introduction Altera enhanced configuration devices provide single-device, advanced configuration solutions for high-density Altera FPGAs. The core of an enhanced configuration device is divided
M25P32 32Mb 3V NOR Serial Flash Embedded Memory
Features M25P32 32Mb 3V NOR Serial Flash Embedded Memory Features SPI bus-compatible serial interface 32Mb Flash memory 75 MHz clock frequency (maximum) 2.7V to 3.6V single supply voltage V PP = 9V for
S25FL128S and S25FL256S
S25FL28S and S25FL256S S25FL28S 28 Mbit (6 Mbyte) S25FL256S 256 Mbit (32 Mbyte) MirrorBit Flash Non-Volatile Memory CMOS 3. Volt Core with Versatile I/O Serial Peripheral Interface with Multi-I/O Data
Serial Quad I/O (SQI) Flash Memory SST26VF016 / SST26VF032
The Serial Quad I/O (SQI ) flash device utilizes a 4-bit multiplexed I/O serial interface to boost performance while maintaining the compact form factor of standard serial flash devices. Operating at frequencies
SD Specifications Part A2 SD Host Controller Simplified Specification
SD Specifications Part A2 SD Host Controller Simplified Specification Version 2.00 February 8, 2007 Technical Committee SD Association Revision History Date Version Changes compared to previous issue April
SensyCal FCU200, FCU400 Universal measuring computer M-Bus protocol
Protocol description COM/FCU/MBUS-EN SensyCal FCU200, FCU400 Universal measuring computer M-Bus protocol Measurement made easy Contents Contents Universal measuring computer SensyCal FCU200, FCU400 Protocol
Type 2 Tag Operation Specification. Technical Specification T2TOP 1.1 NFC Forum TM NFCForum-TS-Type-2-Tag_1.1 2011-05-31
Type 2 Tag Operation Specification Technical Specification T2TOP 1.1 NFC Forum TM NFCForum-TS-Type-2-Tag_1.1 2011-05-31 RESTRICTIONS ON USE This specification is copyright 2005-2011 by the NFC Forum, and
Site Master S251B Antenna and Cable Analyzer
Site Master S251B Antenna and Cable Analyzer Programming Manual Hand-Held Tester For Antennas, Transmission Lines And Other RF Components WARRANTY The Anritsu product(s) listed on the title page is (are)
512 Mbit (64 Mbyte), 256 Mbit (32 Mbyte), 128 Mbit (16 Mbyte) 1.8V/3.0V HyperFlash Family
SKLS / SKSS SKLS / SKSS SKLS / SKSS Mbit ( Mbyte), Mbit ( Mbyte), Mbit ( Mbyte).V/.V HyperFlash Family Distinctive Characteristics HyperBus Low Signal Count Interface.V I/O, bus signals Single ended clock.v
Technical Note. NOR Flash Cycling Endurance and Data Retention. Introduction. TN-12-30: NOR Flash Cycling Endurance and Data Retention.
Technical Note TN-12-30: NOR Flash Cycling Endurance and Data Retention Introduction NOR Flash Cycling Endurance and Data Retention Introduction NOR Flash memory is subject to physical degradation that
1 Overview. T10/03-176 revision 9
Date: October 22, 2003 To: T10 Committee (SCSI) From: George Penokie (IBM/Tivoli) Subject: End-to-End Data Protection 1 Overview Any inconsistencies between this section and the remaining sections in the
Intel Solid State Drive Toolbox
3.3.6 Document Number: 325993-027US Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending
Technical Note. N25Q Serial NOR Flash Memory Software Device Drivers. Introduction. TN-12-11: N25Q Serial NOR Software Device Drivers.
Technical Note TN-12-11: N25Q Serial NOR Software Device Drivers Introduction N25Q Serial NOR Flash Memory Software Device Drivers Introduction This technical note provides a description of the library
Technical Note. Installing Micron SEDs in Windows 8 and 10. Introduction. TN-FD-28: Installing Micron SEDs in Windows 8 and 10.
Technical Note Installing Micron SEDs in Windows 8 and 10 TN-FD-28: Installing Micron SEDs in Windows 8 and 10 Introduction Introduction Self-encrypting drives (SEDs) can provide an effective way of protecting
1.55V DDR2 SDRAM FBDIMM
1.55V DDR2 SDRAM FBDIMM MT18RTF25672FDZ 2GB 2GB (x72, DR) 240-Pin DDR2 SDRAM FBDIMM Features Features 240-pin, fully buffered DIMM (FBDIMM) Very low-power DDR2 operation Component configuration: 256 Meg
Intel Solid-State Drive 320 Series
Intel Solid-State Drive 320 Series Enterprise Server/Storage Application Product Specification Addendum Form Factors: 1.8-inch and 2.5-inch Capacity: 80/160/300 GB (1.8-inch) 40/80/120/160/300/600 GB (2.5-inch)
How To Write To An Eeprom Memory On A Flash Memory On An Iphone Or Ipro Memory On Microsoft Flash Memory (Eeprom) On A Microsoft Microsoft Powerbook (Ai) 2.2.2
Application note EEPROM emulation in STM32F10x microcontrollers Introduction Many applications require EEPROM (electrically erasable programmable read-only memory) for non-volatile data storage. For low-cost
PACKAGE OUTLINE DALLAS DS2434 DS2434 GND. PR 35 PACKAGE See Mech. Drawings Section
PRELIMINARY DS2434 Battery Identification Chip FEATURES Provides unique ID number to battery packs PACKAGE OUTLINE Eliminates thermistors by sensing battery temperature on chip DALLAS DS2434 1 2 3 256
Senior Staff Architect MEMS 002. 2006 Intel Corporation
Open NAND Flash Interface: The First Wave of NAND Standardization Amber Huffman Senior Staff Architect MEMS 002 2006 Intel Corporation Agenda Problem ONFI solves Organization and current status Technical
Intel Solid State Drive Toolbox
3.3.5 Document Number: 325993-026US Intel technologies features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending
EN29LV800B 8 Megabit (1024K x 8-bit / 512K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only
EN29LV800B 8 Megabit (1024K x 8-bit / 512K x 16-bit) Flash Memory Boot Sector Flash Memory, CMOS 3.0 Volt-only FEATURES Single power supply operation - Full voltage range: 2.7-3.6 volt read and write operations
NFC Tag Type 5 Specification
Document Type: Software Technical Specification Reference: STS_NFC_0707-001 Version 1.8 (14516) Release Date: Nov. 18, 2011 File Name: STS_NFC_0707-001 NFC Tag Type 5 Specification.pdf Security Level:
Connecting AMD Flash Memory to a System Address Bus
Connecting AMD Memory to a System Address Bus Application Note This document is intended to clarify how memories may be connected to a system address bus and how software should issue device commands to
Command Specification
SCSI Model Flash Drive --- SCS-xxxxBA Series --- Command Specification 2002-04-10 1/9 SCSI Commands 1. CDB Command from the initiator to the drives in this series is performed by a CDB (Command Descriptor
QorIQ espi Controller Register Setting Considerations and Programming Examples
Freescale Semiconductor Application Note Document Number: AN4375 Rev. 1, 06/2012 QorIQ espi Controller Register Setting Considerations and Programming Examples About this document This document describes
Projector Control Command Reference Manual
Projector Control Reference Manual Copyright (C) NEC Display Solutions, Ltd. 2014-2015 BDT140013 Revision 4.0 Introduction This manual describes the commands used to control an NEC-made projector from
NAND 201: An Update on the Continued Evolution of NAND Flash
NAND 201: An Update on the Continued Evolution of NAND Flash Jim Cooke Sr. Technical Marketing Manager Micron Technology, Inc. September 6, 2011 A lot has changed with NAND Flash memory since my original
MX25L5121E MX25L1021E MX25L5121E, MX25L1021E DATASHEET
MX25L5121E, DATASHEET 1 Contents FEATURES... 4 GENERAL... 4 PERFORMANCE... 4 FTWARE FEATURES... 4 HARDWARE FEATURES... 4 GENERAL DESCRIPTION... 5 PIN CONFIGURATIONS... 6 PIN DESCRIPTION... 6 BLOCK DIAGRAM...
AN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
SAMSUNG SSD 845DC PRO Data Sheet, Ver. 1.0
SAMSUNG SSD 845DC PRO Data Sheet, Ver. 1.0 DISCLAIMER SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed herein
1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded
1 Gbit, 2 Gbit, 4 Gbit, 3 V SLC NAND Flash For Embedded Distinctive Characteristics Density 1 Gbit / 2 Gbit / 4 Gbit Architecture Input / Output Bus Width: 8-bits / 16-bits Page Size: x8 = 2112 (2048 +
DS1621 Digital Thermometer and Thermostat
Digital Thermometer and Thermostat www.dalsemi.com FEATURES Temperature measurements require no external components Measures temperatures from 55 C to +125 C in 0.5 C increments. Fahrenheit equivalent
Features INSTRUCTION DECODER CONTROL LOGIC AND CLOCK GENERATORS COMPARATOR AND WRITE ENABLE EEPROM ARRAY READ/WRITE AMPS 16
July 2000 FM9346 (MICROWIRE Bus Interface) 1024- Serial EEPROM General Description FM9346 is a 1024-bit CMOS non-volatile EEPROM organized as 64 x 16-bit array. This device features MICROWIRE interface
Using Xilinx CPLDs to Interface to a NAND Flash Memory Device
Application Note: Coolunner CPLD XAPP354 (v1.1) September 30, 2002 Using Xilinx CPLDs to Interface to a NAND Flash Memory Device Summary This application note describes the use of a Xilinx Coolunner CPLD
DS1621 Digital Thermometer and Thermostat
www.maxim-ic.com FEATURES Temperature measurements require no external components Measures temperatures from -55 C to +125 C in 0.5 C increments. Fahrenheit equivalent is -67 F to 257 F in 0.9 F increments
2. Terminal arrangement. Default (PV display) (SV display) Communication protocol selection Selects the Communication protocol. Modbus ASCII mode:
COMMUNICATION INSTRUCTION MANUAL TEMPERATURE CONTROLLER KT4, KT8 and KT9 No.KTC1E6 2009.05 To prevent accidents arising from the misuse of this controller, please ensure the operator receives this manual.
Samsung SSD 840 PRO Series.
, May. 2013 MZ-7PD512 MZ-7PD128 Samsung SSD. datasheet DISCLAIMER SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE. Products and specifications discussed
CAM-VGA100 User Manual
CAM-VGA100 User Manual Release Note: 1. Jan 28, 2004 official released v1.0 2. Feb 24, 2004 official released v1.1 Fix the definition of verify code Fix the bug of unable jump to power save mode Fix the
Electronic Multi-Measuring Instrument
MITSUBISHI Electronic Multi-Measuring Instrument Programming Manual (CC-Link) Model ME96NSR-MB or ME96NSR with optional Plug-in Module : ME-0040C-NS96 CONTENTS 1. General Description... 2 2. Specification...
Phoenix Technologies Ltd.
PC Division Desktop Product Line Subject: Standard BIOS 32-bit Service Directory Proposal Revision: 0.4 Revision Date: June 22, 1993 Document ID: Author: ATBIOS Thomas C. Block Origin Date: May 24, 1993
Block 3 Size 0 KB 0 KB 16KB 32KB. Start Address N/A N/A F4000H F0000H. Start Address FA000H F8000H F8000H F8000H. Block 2 Size 8KB 16KB 16KB 16KB
APPLICATION NOTE M16C/26 1.0 Abstract The following article describes using a synchronous serial port and the FoUSB (Flash-over-USB ) Programmer application to program the user flash memory of the M16C/26
LatticeECP2/M S-Series Configuration Encryption Usage Guide
Configuration Encryption Usage Guide June 2013 Introduction Technical Note TN1109 All Lattice FPGAs provide configuration data read security, meaning that a fuse can be set so that when the device is read
Allows the user to protect against inadvertent write operations. Device select and address bytes are Acknowledged Data Bytes are not Acknowledged
Write Protect CAT24WCxxx I 2 C Serial EEPROMs. Allows the user to protect against inadvertent write operations. WP = V CC : Write Protected Device select and address bytes are Acknowledged Data Bytes are
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double
Flash Microcontroller. Memory Organization. Memory Organization
The information presented in this chapter is collected from the Microcontroller Architectural Overview, AT89C51, AT89LV51, AT89C52, AT89LV52, AT89C2051, and AT89C1051 data sheets of this book. The material
32 Mbit (4M x 8-Bit/2M x 16-Bit), 3 V Simultaneous Read/Write Flash
Distinctive Characteristics S29JL032J 32 Mbit (4M x 8-Bit/2M x 16-Bit), 3 V Simultaneous Read/Write Flash Architectural Advantages Simultaneous Read/Write operations Data can be continuously read from
CAT28C64B F R E E. 64K-Bit CMOS PARALLEL EEPROM L E A D FEATURES DESCRIPTION BLOCK DIAGRAM
64K-Bit CMOS PARALLEL EEPROM FEATURES Fast read access times: 90/120/150ns Low power CMOS dissipation: Active: 25 ma max. Standby: 100 µa max. Simple write operation: On-chip address and data latches Self-timed
DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB
DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features DDR3 functionality
AN1304. NFC Type MIFARE Classic Tag Operation. Application note PUBLIC. Rev. 1.3 2 October 2012 130413. Document information
NFC Type MIFARE Classic Tag Operation Document information Info Content Keywords NDEF, NDEF data mapping, NDEF Data Exchange Format MIFARE Classic 1K, MIFARE Classic 4K, MIFARE Classic 1K/4K, MIFARE Plus
HT1632C 32 8 &24 16 LED Driver
328 &216 LED Driver Features Operating voltage: 2.V~5.5V Multiple LED display 32 ROW /8 COM and 2 ROW & 16 COM Integrated display RAM select 32 ROW & 8 COM for 6 display RAM, or select 2 ROW & 16 COM for
1 Mbit (128K x8) Page-Write EEPROM GLS29EE010
1 Mbit (128K x8) Page-Write EEPROM 1Mb (x8) Page-Write, Small-Sector flash memories FEATURES: Single Voltage Read and Write Operations 4.5-5.5V for Superior Reliability Endurance: 100,000 Cycles (typical)
8-Bit Flash Microcontroller for Smart Cards. AT89SCXXXXA Summary. Features. Description. Complete datasheet available under NDA
Features Compatible with MCS-51 products On-chip Flash Program Memory Endurance: 1,000 Write/Erase Cycles On-chip EEPROM Data Memory Endurance: 100,000 Write/Erase Cycles 512 x 8-bit RAM ISO 7816 I/O Port
SATA SSD Series. InnoDisk. Customer. Approver. Approver. Customer: Customer. InnoDisk. Part Number: InnoDisk. Model Name: Date:
SATA SSD Series Customer: Customer Part Number: InnoDisk Part Number: InnoDisk Model Name: Date: InnoDisk Approver Customer Approver Table of contents EverGreen SATA SSD REVISION HISTORY... 4 LIST OF TABLES...
A New Chapter for System Designs Using NAND Flash Memory
A New Chapter for System Designs Using Memory Jim Cooke Senior Technical Marketing Manager Micron Technology, Inc December 27, 2010 Trends and Complexities trends have been on the rise since was first
AN3155 Application note
Application note USART protocol used in the STM32 bootloader Introduction This application note describes the USART protocol used in the STM32 microcontroller bootloader. It details each supported command.
Elo Interactive Digital Signage (IDS): Remote Management
APPLICATION NOTES Elo Interactive Digital Signage (IDS): Remote Management Large signage installations require a way to manage the devices from a central location. Elo IDS displays are designed with this
Intel 8255x 10/100 Mbps Ethernet Controller Family
Intel 8255x 10/100 Mbps Ethernet Controller Family Open Source Software Developer Manual January 2006 Revision 1.3 Information in this document is provided in connection with Intel products. This specification,
Advanced x86: BIOS and System Management Mode Internals Flash Descriptor. Xeno Kovah && Corey Kallenberg LegbaCore, LLC
Advanced x86: BIOS and System Management Mode Internals Flash Descriptor Xeno Kovah && Corey Kallenberg LegbaCore, LLC All materials are licensed under a Creative Commons Share Alike license. http://creativecommons.org/licenses/by-sa/3./
LENORD. +BAUER... automates motion. Fieldbus connection absolute encoders CANopen. Reference. Communication profile DS-301 Device profile DS-406
Fieldbus connection absolute encoders CANopen Communication profile DS-30 Device profile DS-406 LENORD +BAUER... automates motion. Reference D-0R-xCO (.) Right to technical changes and errors reserved.
1 Mbit SPI Serial Flash SST25VF010A
SST's serial flash family features a four-wire, SPI-compatible interface that allows for a low pin-count package occupying less board space and ultimately lowering total system costs. SPI serial flash
MX25L1605A. 16M-BIT [x 1] CMOS SERIAL FLASH FEATURES
![MX25L1605A. 16M-BIT [x 1] CMOS SERIAL FLASH FEATURES](/thumbs/22/1385555.jpg "MX25L1605A. 16M-BIT [x 1] CMOS SERIAL FLASH FEATURES")
16M-BIT [x 1] CMOS SERIAL FLASH FEATURES GENERAL Serial Peripheral Interface (SPI) compatible -- Mode 0 and Mode 3 16,777,216 x 1 bit structure 512 Equal Sectors with 4K byte each - Any Sector can be erased
DS1721 2-Wire Digital Thermometer and Thermostat
www.dalsemi.com FEATURES Temperature measurements require no external components with ±1 C accuracy Measures temperatures from -55 C to +125 C; Fahrenheit equivalent is -67 F to +257 F Temperature resolution
Table 1: Address Table
DDR SDRAM DIMM D32PB12C 512MB D32PB1GJ 1GB For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com Features 184-pin, dual in-line memory module (DIMM) Fast
3 Mbit / 4 Mbit / 8 Mbit LPC Flash SST49LF030A / SST49LF040A / SST49LF080A
FEATURES: 3 Mbit / 4 Mbit / 8 Mbit LPC Flash 3 Mb / 4 Mb / 8 Mbit LPC Flash LPC Interface Flash SST49LF030A: 384K x8 (3 Mbit) SST49LF040A: 512K x8 (4 Mbit) SST49LF080A: 1024K x8 (8 Mbit) Conforms to Intel
ACS-3 Reporting Security Compliance
October 5, 2010 T13/e09151r2 October 5, 2010 Revision 2 Technical Editor: Jim Hatfield 389 Disc Drive Longmont, CO 80503 720-684-2120 James.C.Hatfield@Seagate.com Page 1 of 8 T13/e09151r2 October 5, 2010
DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron.
DDR2 SDRAM SODIMM MT8HTF3264HD 256MB MT8HTF6464HD 512MB MT8HTF12864HD 1GB For component data sheets, refer to Micron s Web site: www.micron.com 256MB, 512MB, 1GB (x64, DR): 200-Pin DDR2 SODIMM Features
SL2 ICS53/SL2 ICS54. 1. General description I CODE SLI-S/I CODE SLI-S HC. 1.1 Anticollision. 1.2 Contactless energy and data transfer
Rev. 3.0 14 March 2007 Product data sheet 113730 1. General description The IC is a dedicated chip for smart label applications with the need for a higher security level, larger memory and/or a product
Z-Wave Gas Reader. Product Manual NQ-9121-EU. From your Z-wave network directly to the cloud! DESCRIPTION
Product Manual NQ-9121-EU Z-Wave Gas Reader From your Z-wave network directly to the cloud! DESCRIPTION The NorthQ Gas Reader is a small device based on the Z-Wave wireless standard-ideal for home automation.
AN 223: PCI-to-DDR SDRAM Reference Design
AN 223: PCI-to-DDR SDRAM Reference Design May 2003, ver. 1.0 Application Note 223 Introduction The Altera PCI-to-DDR SDRAM reference design, which you can download to the Stratix PCI development board,
Telegrams for Operating/Configuring the LMS 2xx Laser Measurement Systems Firmware Version V2.10/X1.14
Telegrams for Operating/Configuring the LMS 2xx Laser Measurement Systems Firmware Version V2.10/X1.14 T E L E G R A M L I S T I N G Telegram listing LMS 2xx Laser Measurement Systems Software Status:
Voice Direct 364 Data Book
Voice Direct 364 Data Book Sensory, Inc. P/N 80-0179-F Table of Contents Copyright Copyright 2000, Sensory, Inc. You may not copy, modify, or translate this document or any part of this document. Nor can
Production Flash Programming Best Practices for Kinetis K- and L-series MCUs
Freescale Semiconductor Document Number:AN4835 Application Note Rev 1, 05/2014 Production Flash Programming Best Practices for Kinetis K- and L-series MCUs by: Melissa Hunter 1 Introduction This application
Technical Note DDR3 ZQ Calibration
Introduction Technical Note DDR3 ZQ Calibration Introduction For more robust system operation, the DDR3 SDRAM driver design has been enhanced with reduced capacitance, dynamic on-die termination (ODT),
Features. Instruction. Decoder Control Logic, And Clock Generators. Address Compare amd Write Enable. Protect Register V PP.
February 1999 NM9366 (MICROWIRE Bus Interface) 4096-Bit Serial EEPROM General Description The NM9366 devices are 4096 bits of CMOS non-volatile electrically erasable memory divided into 256 16-bit registers.
Software Developer's Manual
Software Developer's Manual Raster Command Reference PT-H500/P700/E500 Version 1.10 The Brother logo is a registered trademark of Brother Industries, Ltd. Brother is a registered trademark of Brother Industries,
Appendix B RCS11 Remote Communications
Appendix B RCS11 Remote Communications B.1 Host Computer Remote Communications Control and status messages are conveyed between the RCS11 and the host computer using packetized message blocks in accordance
AN1305. MIFARE Classic as NFC Type MIFARE Classic Tag. Application note COMPANY PUBLIC. Rev. 1.3 2 October 2012 130513. Document information
MIFARE Classic as NFC Type MIFARE Classic Tag Document information Info Content Keywords NFC Forum, NFC data mapping, MIFARE Classic 1K/4K, MIFARE Classic 1K, MIFARE Classic 4K, MIFARE Plus X/S, NFC Type
Data. Figure 1. General Packet Structure
FIFO MODE, DIRECT MODE, AND PACKET HANDLER OPERATION FOR EZRADIOPRO 1. Introduction This application note discusses the differences between FIFO mode and direct mode of operation of the EZRadioPRO family
AN10860_1. Contact information. NXP Semiconductors. LPC313x NAND flash data and bad block management
Rev. 01 11 August 2009 Application note Document information Info Keywords Abstract Content LPC3130 LPC3131 LPC313x LPC313X LPC3153 LPC3154 LPC3141 LPC3142 LPC31XX LPC31xx Linux kernel Apex boot loader
UMBC. ISA is the oldest of all these and today s computers still have a ISA bus interface. in form of an ISA slot (connection) on the main board.
Bus Interfaces Different types of buses: ISA (Industry Standard Architecture) EISA (Extended ISA) VESA (Video Electronics Standards Association, VL Bus) PCI (Periheral Component Interconnect) USB (Universal
Technical Note Booting from Embedded MMC
Introduction Technical Note Booting from Embedded MMC Introduction MultiMediaCard (MMC) technology provides low-cost data storage media for many mobile applications. MMC benefits include: Royalty-free
ACR122U USB NFC Reader
ACR122U USB NFC Reader Application Programming Interface V2.02 Subject to change without prior notice Table of Contents 1.0. Introduction... 4 1.1. Features... 4 1.2. USB Interface... 5 2.0. Implementation...
Site Master S331D MS2712
Site Master S331D MS2712 MS2711D Spectrum Master Cell Master SiteMaster SpectrumMaster MS2712 MT8212A CellMaster MS2712 Site Master S331D/S332D Cable and Antenna Analyzer Site Master is the preferred cable
AVR1309: Using the XMEGA SPI. 8-bit Microcontrollers. Application Note. Features. 1 Introduction SCK MOSI MISO SS
AVR1309: Using the XMEGA SPI Features Introduction to SPI and the XMEGA SPI module Setup and use of the XMEGA SPI module Implementation of module drivers Polled master Interrupt controlled master Polled
ENTTEC Pixie Driver API Specification
ENTTEC Pixie Driver API Specification Purpose This document specifies the interface requirements for PC based application programs to use the ENTTEC Pixie Driver board to drive RGB or RGBW type LED strips.