VIPer12ADIP VIPer12AS

Size: px
Start display at page:

Download "VIPer12ADIP VIPer12AS"

Transcription

1 VIPer12ADIP VIPer12AS LOW POWER OFF LINE SMPS PRIMARY SWITCHER TYPICAL POWER CAPABILITY Mains ype SO-8 DIP8 European ( Vac) 8 W 13 W US / Wide range ( Vac) 5 W 8 W n FIXED 60 KHZ SWITCHING FREQUENCY n 9V TO 38V WIDE RANGE V DD VOLTAGE n CURRENT MODE CONTROL n AUXILIARY UNDERVOLTAGE LOCKOUT WITH HYSTERESIS n HIGH VOLTAGE START UP CURRENT n OVERTEMPERATURE, OVERCURRENT AND OVERVOLTAGE PROTECTION WITH AUTORESTART DESCRIPTION The VIPer12A combines a dedicaed curren mode PWM conroller wih a high volage Power SO-8 DIP-8 ORDER CODES PACKAGE TUBE T&R SO-8 VIPer12AS VIPer12AS13TR DIP-8 VIPer12ADIP MOSFET on he same silicon chip. Typical applicaions cover off line power supplies for baery charger adapers, sandby power supplies for TV or moniors, auxiliary supplies for moor conrol, ec. The inernal conrol circui offers he following benefis: Large inpu volage range on he V DD pin accommodaes changes in auxiliary supply volage. This feaure is well adaped o baery charger adaper configuraions. Auomaic burs mode in low load condiion. Overvolage proecion in hiccup mode. BLOCK DIAGRAM REGULATOR ON/OFF 60kHz OSCILLATOR INTERNAL SUPPLY OVERTEMP. DETECTOR R1 R2 S FF R3 PWM LATCH Q R4 VDD 8/14.5V _ + BLANKING + _ 0.23 V 42V + _ S R FF Q OVERVOLTAGE LATCH 230 Ω 1 kω November /15

2 PIN FUNCTION Name V DD CURRENT AND VOLTAGE CONVENTIONS Funcion Power supply of he conrol circuis. Also provides a charging curren during sar up hanks o a high volage curren source conneced o he drain. For his purpose, an hyseresis comparaor moniors he V DD volage and provides wo hresholds: - V DDon : Volage value (ypically 14.5V) a which he device sars swiching and urns off he sar up curren source. - V DDoff : Volage value (ypically 8V) a which he device sops swiching and urns on he sar up curren source. Power MOSFET source and circui ground reference. Power MOSFET drain. Also used by he inernal high volage curren source during sar up phase for charging he exernal V DD capacior. Feedback inpu. The useful volage range exends from 0V o 1V, and defines he peak drain MOSFET curren. The curren limiaion, which corresponds o he maximum drain curren, is obained for a pin shored o he pin. I DD I D V DD I VDD CONTROL V D V VIPer12A CONNECTION DIAGRAM VDD 4 5 VDD 4 5 SO-8 DIP8 2/15

3 ABSOLUTE MAXIMUM RATINGS Symbol Parameer Value Uni V DS(sw) Swiching Drain Source Volage (T j = C) (See noe 1) V V DS(s) Sar Up Drain Source Volage (T j = C) (See noe 2) V I D Coninuous Drain Curren Inernally limied A V DD Supply Volage V I Feedback Curren 3 ma V ESD Noe: 1. This parameer applies when he sar up curren source is off. This is he case when he V DD volage has reached V DDon and remains above V DDoff. 2. This parameer applies when he sar up curren source is on. This is he case when he V DD volage has no ye reached V DDon or has fallen below V DDoff. THERMAL DATA Elecrosaic Discharge: Machine Model (R=0Ω; C=200pF) Charged Device Model T j Juncion Operaing Temperaure Inernally limied C T c Case Operaing Temperaure -40 o 150 C T sg Sorage Temperaure -55 o 150 C Symbol Parameer Max Value Uni Rhj-case Rhj-amb Thermal Resisance Juncion-Pins for: SO-8 DIP8 Thermal Resisance Juncion-Ambien for: SO-8 (See noe 1) DIP8 (See noe 1) Noe: 1. When mouned on a sandard single-sided FR4 board wih 200 mm² of Cu (a leas 35 µm hick) conneced o all pins. ELECTRICAL CHARACTERISTICS (T j =25 C, V DD =18V, unless oherwise specified) POWER SECTION Symbol Parameer Tes Condiions Min. Typ. Max. Uni BV DSS Drain-Source Volage I D =1mA; V =2V 730 V I DSS Off Sae Drain Curren V DS =500V; V =2V; T j =125 C 0.1 ma R DSon f Saic Drain-Source On Sae Resisance Fall Time Noe: 1. On clamped inducive load I D =0.2A I D =0.2A; T j =100 C I D =0.1A; V IN =300V (See fig.1) (See noe 1) V kv C/W C/W Ω 100 ns r Rise Time I D =0.2A; V IN =300V (See fig.1) (See noe 1) 50 ns C oss Drain Capaciance V DS =25V 40 pf 3/15

4 ELECTRICAL CHARACTERISTICS (T j =25 C, V DD =18V, unless oherwise specified) SUPPLY SECTION Symbol Parameer Tes Condiions Min. Typ. Max. Uni I Sar Up Charging DDch VDS=100V; V Curren DD =5V...V DDon (See fig. 2) -1 ma I DDoff Sar Up Charging Curren in Thermal Shudown V DD =5V; V DS =100V T j > T SD - T HYST 0 ma I Operaing Supply Curren DD0 No Swiching I =2mA 3 5 ma I Operaing Supply Curren DD1 Swiching I =0.5mA; I D =50mA (Noe 1) 4.5 ma D RST Resar Duy Cycle (See fig. 3) 16 % V V DD Undervolage DDoff Shudown Threshold (See fig. 2 & 3) V V DDon V DD Sar Up Threshold (See fig. 2 & 3) V V V DD Threshold DDhys Hyseresis (See fig. 2) V V V DD Overvolage DDovp Threshold V Noe: 1. These es condiions obained wih a resisive load are leading o he maximum conducion ime of he device. OSCILLATOR SECTION Symbol Parameer Tes Condiions Min. Typ. Max. Uni F Oscillaor Frequency OSC V Toal Variaion DD =V DDoff... 35V; T j = C khz PWM COMPARATOR SECTION Symbol Parameer Tes Condiions Min. Typ. Max. Uni G ID I o I D Curren Gain (See fig. 4) 320 I Dlim Peak Curren Limiaion V =0V (See fig. 4) A I sd I Shudown Curren (See fig. 4) 0.9 ma R Pin Inpu Impedance I D =0mA (See fig. 4) 1.2 kω Curren Sense Delay o d Turn-Off I D =0.2A 200 ns b Blanking Time 500 ns ONmin Minimum Turn On Time 700 ns OVERTEMPERATURE SECTION Symbol Parameer Tes Condiions Min. Typ. Max. Uni T Thermal Shudown SD Temperaure (See fig. 5) C T Thermal Shudown HYST Hyseresis (See fig. 5) 40 C 4/15

5 Figure 1 : Rise and Fall Time I D C << Coss C L D V DS VDD 90% CONTROL 300V fv rv VIPer12A 10% Figure 2 : Sar Up VDD Curren I DD I DD0 V DDhys V DDoff V DDon V DD I DDch VDS = 100 V F sw = 0 khz Figure 3 : Resar Duy Cycle V DD V DDon VDD V DDoff 10µF CONTROL 100V CH ST ST D = RST ST + CH 2V VIPer12A 5/15

6 Figure 4 : Peak Drain Curren Vs. Feedback Curren 100V I D 4mH I Dpeak 1/F OSC 18V VDD CONTROL 100V I 47nF VIPer12A V I R sd The drain curren limiaion is obained for V = 0 V, and a negaive curren is drawn from he pin. See he Applicaion secion for furher deails. I I Dpeak I Dlim I Dpeak G = ID I I 0 I sd Figure 5 : Thermal Shudown T j T SD T HYST V DD V DDon Auomaic sar up 6/15

7 Figure 6 : Swiching Frequency vs Temperaure 1.01 Vdd = 10V... 35V Normalized Frequency Temperaure ( C) Figure 7 : Curren Limiaion vs Temperaure Normalized Curren Limiaion Vin = 100V Vdd = 20V Temperaure ( C) 7/15

8 Figure 8 : Recangular U-I oupu characerisics for baery charger DCOUT R1 C2 D1 T1 D2 C1 AC IN F1 C3 T2 - + D4 C4 C5 ISO1 U1 VDD CONTROL D3 C6 VIPerX2A C7 R2 D5 R3 U2 Vcc R4 Vref R5 C8 C9 R6 C R7 R8 TSM101 GND R9 R10 GND RECTANGULAR U-I OUTPUT CHARACTERISTIC A complee regulaion scheme can achieve combined and accurae oupu characerisics. Figure 8 presens a secondary feedback hrough an opocoupler driven by a TSM101. This device offers wo operaional amplifiers and a volage reference, hus allowing he regulaion of boh oupu volage and curren. An inegraed OR funcion performs he combinaion of he wo resuling error signals, leading o a dual volage and curren limiaion, known as a recangular oupu characerisic. This ype of power supply is especially useful for baery chargers where he oupu is mainly used in curren mode, in order o deliver a defined charging rae. The accurae volage regulaion is also convenien for Li-ion baeries which require boh modes of operaion. WIDE RANGE OF V DD VOLTAGE The V DD pin volage range exends from 9V o 38V. This feaure offers a grea flexibiliy in design o achieve various behaviors. In figure 8 a forward configuraion has been chosen o supply he device wih wo benefis: as soon as he device sars swiching, i immediaely receives some energy from he auxiliary winding. C5 can be herefore reduced and a small ceramic chip (100 nf) is sufficien o insure he filering funcion. The oal sar up ime from he swich on of inpu volage o oupu volage presence is dramaically decreased. he oupu curren characerisic can be mainained even wih very low or zero oupu volage. Since he TSM101 is also supplied in forward mode, i keeps he curren regulaion up whaever he oupu volage is.the V DD pin volage may vary as much as he inpu volage, ha is o say wih a raio of abou 4 for a wide range applicaion. 8/15

9 FEEDBACK PIN PRINCIPLE OF OPERATION A feedback pin conrols he operaion of he device. Unlike convenional PWM conrol circuis which use a volage inpu (he invered inpu of an operaional amplifier), he pin is sensiive o curren. Figure 9 presens he inernal curren mode srucure. The Power MOSFET delivers a sense curren I s which is proporional o he main curren Id. R2 receives his curren and he curren coming from he pin. The volage across R2 is hen compared o a fixed reference volage of abou 0.23 V. The MOSFET is swiched off when he following equaion is reached: R 2 ( I S + I ) = 0.23V By exracing I S : 0.23V I S = I R 2 Using he curren sense raio of he MOSFET G ID : 0.23V I D = G ID I S = G ID I R 2 The curren limiaion is obained wih he pin shored o ground (V = 0 V). This leads o a negaive curren sourced by his pin, and expressed by: 0.23V I = R 1 By reporing his expression in he previous one, i is possible o obain he drain curren limiaion I Dlim : 1 1 I Dlim = G ID 0.23V R 2 R 1 Figure 9 : Inernal Curren Conrol Srucure Secondary feedback +Vdd 60kHz OSCILLATOR S PWM LATCH R Q Id In a real applicaion, he pin is driven wih an opocoupler as shown on figure 9 which acs as a pull up. So, i is no possible o really shor his pin o ground and he above drain curren value is no achievable. Neverheless, he capacior C is averaging he volage on he pin, and when he opocoupler is off (sar up or shor circui), i can be assumed ha he corresponding volage is very close o 0 V. For low drain currens, he formula (1) is valid as long as I saisfies I < I sd, where I sd is an inernal hreshold of he VIPer12A. If I exceeds his hreshold he device will sop swiching. This is represened on figure 4, and I sd value is specified in he PWM COMPARATOR SECTION. Acually, as soon as he drain curren is abou 12% of Idlim, ha is o say 50 ma, he device will ener a burs mode operaion by missing swiching cycles. This is especially imporan when he converer is lighly loaded. I is hen possible o build he oal DC ransfer funcion beween I D and I as shown on figure 10. This figure also akes ino accoun he inernal blanking ime and is associaed minimum urn on ime. This imposes a minimum drain curren under which he device is no more able o conrol i in a linear way. This drain curren depends on he primary inducance value of he ransformer and he inpu volage. Two cases may occur, depending on he value of his curren versus he fixed 50 ma value, as described above. START UP SEQUENCE This device includes a high volage sar up curren source conneced on he drain of he device. As soon as a volage is applied on he inpu of he converer, his sar up curren source is acivaed as long as V DD is lower han V DDon. When reaching V DDon, he sar up curren source is swiched off and he device begins o operae by urning on and off is main power MOSFET. As he pin does no receive any curren from he opocoupler, he device operaes a full curren capaciy and he oupu volage rises unil reaching Figure 10 : I Transfer funcion I Dpeak I 0.23V 1 kω R1 Is I Dlim C 230 Ω R2 V 1 ONmin IN L 50mA V 2 ONmin IN L 0 Par masked by he I sd hreshold I sd I 9/15

10 Figure 11 : Sar Up Sequence Figure 12 : Overvolage Sequence V DD V DD V DDon V DDovp V DDoff V DDon ss V DDoff I V DS V OUT he regulaion poin where he secondary loop begins o send a curren in he opocoupler. A his poin, he converer eners a regulaed operaion where he pin receives he amoun of curren needed o deliver he righ power on secondary side. This sequence is shown in figure 11. Noe ha during he real saring phase ss, he device consumes some energy from he V DD capacior, waiing for he auxiliary winding o provide a coninuous supply. If he value of his capacior is oo low, he sar up phase is erminaed before receiving any energy from he auxiliary winding and he converer never sars up. This is illusraed also in he same figure in dashed lines. OVERVOLTAGE THRESHOLD An overvolage deecor on he V DD pin allows he VIPer12A o rese iself when V DD exceeds V DDovp. This is illusraed in figure 12, which shows he whole sequence of an overvolage even. Noe ha his even is only lached for he ime needed by V DD o reach V DDoff, and hen he device resumes normal operaion auomaically. 10/15

11 SO-8 MECHANICAL DATA DIM. mm. inch MIN. TYP MAX. MIN. TYP. MAX. A a a a b b C c1 45 (yp.) D E e e F L M S 8 (max.) L /15 1

12 Plasic DIP-8 MECHANICAL DATA DIM. mm. MIN. TYP MAX. A 5.33 A A b b c D E E e 2.54 ea 7.62 eb L Package Weigh Gr. 470 P001 12/15

13 SO-8 TUBE SHIPMENT (no suffix) B C A Base Q.y 100 Bulk Q.y 2000 Tube lengh (± 0.5) 532 A 3.2 B 6 C (± 0.1) 0.6 All dimensions are in mm. TAPE AND REEL SHIPMENT (suffix 13TR ) REEL DIMENSIONS Base Q.y 2500 Bulk Q.y 2500 A (max) 330 B (min) 1.5 C (± 0.2) 13 F 20.2 G (+ 2 / -0) 12.4 N (min) 60 T (max) 18.4 All dimensions are in mm. TAPE DIMENSIONS According o Elecronic Indusries Associaion (EIA) Sandard 481 rev. A, Feb 1986 Tape widh W 12 Tape Hole Spacing P0 (± 0.1) 4 Componen Spacing P 8 Hole Diameer D (± 0.1/-0) 1.5 Hole Diameer D1 (min) 1.5 Hole Posiion F (± 0.05) 5.5 Comparmen Deph K (max) 4.5 Hole Spacing P1 (± 0.1) 2 All dimensions are in mm. End Sar Top cover ape No componens 500mm min Componens Empy componens pockes saled wih cover ape. No componens 500mm min User direcion of feed 13/15 1

14 DIP-8 TUBE SHIPMENT (no suffix) A C B Base Q.y 20 Bulk Q.y 1000 Tube lengh (± 0.5) 532 A 8.4 B 11.2 C (± 0.1) 0.8 All dimensions are in mm. 14/15 1

15 Informaion furnished is believed o be accurae and reliable. However, STMicroelecronics assumes no responsibiliy for he consequences of use of such informaion nor for any infringemen of paens or oher righs of hird paries which may resuls from is use. No license is graned by implicaion or oherwise under any paen or paen righs of STMicroelecronics. Specificaions menioned in his publicaion are subjec o change wihou noice. This publicaion supersedes and replaces all informaion previously supplied. STMicroelecronics producs are no auhorized for use as criical componens in life suppor devices or sysems wihou express wrien approval of STMicroelecronics. The ST logo is a rademark of STMicroelecronics 2002 STMicroelecronics - Prined in ITALY- All Righs Reserved. STMicroelecronics GROUP OF COMPANIES Ausralia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Ialy - Japan - Malaysia - Mala - Morocco - Singapore - Spain - Sweden - Swizerland - Unied Kingdom - U.S.A. hp://www.s.com 15/15

16 This daashee has been download from: Daashees for elecronics componens.

Does Britain or the United States Have the Right Gasoline Tax?

Does Britain or the United States Have the Right Gasoline Tax? Does Briain or he Unied Saes Have he Righ Gasoline Tax? Ian W.H. Parry and Kenneh A. Small March 2002 (rev. Sep. 2004) Discussion Paper 02 12 rev. Resources for he uure 1616 P Sree, NW Washingon, D.C.

More information

KONSTANTĪNS BEŅKOVSKIS IS THERE A BANK LENDING CHANNEL OF MONETARY POLICY IN LATVIA? EVIDENCE FROM BANK LEVEL DATA

KONSTANTĪNS BEŅKOVSKIS IS THERE A BANK LENDING CHANNEL OF MONETARY POLICY IN LATVIA? EVIDENCE FROM BANK LEVEL DATA ISBN 9984 676 20 X KONSTANTĪNS BEŅKOVSKIS IS THERE A BANK LENDING CHANNEL OF MONETARY POLICY IN LATVIA? EVIDENCE FROM BANK LEVEL DATA 2008 WORKING PAPER Lavias Banka, 2008 This source is o be indicaed

More information

Board of Governors of the Federal Reserve System. International Finance Discussion Papers. Number 1003. July 2010

Board of Governors of the Federal Reserve System. International Finance Discussion Papers. Number 1003. July 2010 Board of Governors of he Federal Reserve Sysem Inernaional Finance Discussion Papers Number 3 July 2 Is There a Fiscal Free Lunch in a Liquidiy Trap? Chrisopher J. Erceg and Jesper Lindé NOTE: Inernaional

More information

Improved Techniques for Grid Mapping with Rao-Blackwellized Particle Filters

Improved Techniques for Grid Mapping with Rao-Blackwellized Particle Filters 1 Improved Techniques for Grid Mapping wih Rao-Blackwellized Paricle Filers Giorgio Grisei Cyrill Sachniss Wolfram Burgard Universiy of Freiburg, Dep. of Compuer Science, Georges-Köhler-Allee 79, D-79110

More information

Exchange Rate Pass-Through into Import Prices: A Macro or Micro Phenomenon? Abstract

Exchange Rate Pass-Through into Import Prices: A Macro or Micro Phenomenon? Abstract Exchange Rae Pass-Through ino Impor Prices: A Macro or Micro Phenomenon? Absrac Exchange rae regime opimaliy, as well as moneary policy effeciveness, depends on he ighness of he link beween exchange rae

More information

When Should Public Debt Be Reduced?

When Should Public Debt Be Reduced? I M F S T A F F D I S C U S S I ON N O T E When Should Public Deb Be Reduced? Jonahan D. Osry, Aish R. Ghosh, and Raphael Espinoza June 2015 SDN/15/10 When Should Public Deb Be Reduced? Prepared by Jonahan

More information

The Macroeconomics of Medium-Term Aid Scaling-Up Scenarios

The Macroeconomics of Medium-Term Aid Scaling-Up Scenarios WP//6 The Macroeconomics of Medium-Term Aid Scaling-Up Scenarios Andrew Berg, Jan Goschalk, Rafael Porillo, and Luis-Felipe Zanna 2 Inernaional Moneary Fund WP//6 IMF Working Paper Research Deparmen The

More information

Application Note AN-1138

Application Note AN-1138 Application Note AN- IRS0(S) Functional Description By Jun Honda, Xiao-chang Cheng, Wenduo Liu Table of Contents Page General Description... Typical Implementation... PWM Modulator... MOSFET Selection...

More information

The concept of potential output plays a

The concept of potential output plays a Wha Do We Know (And No Know) Abou Poenial Oupu? Susano Basu and John G. Fernald Poenial oupu is an imporan concep in economics. Policymakers ofen use a one-secor neoclassical model o hink abou long-run

More information

Follow the Leader If You Can, Hedge If You Must

Follow the Leader If You Can, Hedge If You Must Journal of Machine Learning Research 15 (2014) 1281-1316 Submied 1/13; Revised 1/14; Published 4/14 Follow he Leader If You Can, Hedge If You Mus Seven de Rooij seven.de.rooij@gmail.com VU Universiy and

More information

I M F S T A F F D I S C U S S I O N N O T E

I M F S T A F F D I S C U S S I O N N O T E I M F S T A F F D I S C U S S I O N N O T E February 29, 2012 SDN/12/01 Two Targes, Two Insrumens: Moneary and Exchange Rae Policies in Emerging Marke Economies Jonahan D. Osry, Aish R. Ghosh, and Marcos

More information

Why Have Economic Reforms in Mexico Not Generated Growth?*

Why Have Economic Reforms in Mexico Not Generated Growth?* Federal Reserve Bank of Minneapolis Research Deparmen Saff Repor 453 November 2010 Why Have Economic Reforms in Mexico No Generaed Growh?* Timohy J. Kehoe Universiy of Minnesoa, Federal Reserve Bank of

More information

MTD3055VT4. http://onsemi.com. MAXIMUM RATINGS (T C = 25 C unless otherwise noted) MARKING DIAGRAMS ORDERING INFORMATION. R DS(on) TYP 60 V 100 m

MTD3055VT4. http://onsemi.com. MAXIMUM RATINGS (T C = 25 C unless otherwise noted) MARKING DIAGRAMS ORDERING INFORMATION. R DS(on) TYP 60 V 100 m MTD55V Preferred Device Power MOSFET Amps, 6 Volts NChannel This Power MOSFET is designed to withstand high energy in the avalanche and commutation modes. Designed for low voltage, high speed switching

More information

Bi-directional level shifter for I²C-bus and other systems.

Bi-directional level shifter for I²C-bus and other systems. APPLICATION NOTE Bi-directional level shifter for I²C-bus and other Abstract With a single MOS-FET a bi-directional level shifter circuit can be realised to connect devices with different supply voltages

More information

Filters. Description. 7 Vcc. Ec+ Ec- Vbe MULTI- PLIER. 8 Output 4 Sym. Iadj V- 5 Iset

Filters. Description. 7 Vcc. Ec+ Ec- Vbe MULTI- PLIER. 8 Output 4 Sym. Iadj V- 5 Iset Blackmer Pre-Trimmed IC Voltage Controlled Amplifiers THAT 2180A, 2180B, 2180C FEATURES Wide Dynamic Range: >120 db Wide Gain Range: >130 db Exponential (db) Gain Control Low Distortion: < 0.01 % (2180A)

More information

Si8410/20/21 (5 kv) Si8422/23 (2.5 & 5 kv)

Si8410/20/21 (5 kv) Si8422/23 (2.5 & 5 kv) LOW-POWER, SINGLE AND DUAL-CHANNEL DIGITAL ISOLATORS Features High-speed operation DC to 150 Mbps No start-up initialization required Wide Operating Supply Voltage: 5.5 V Up to 5000 V RMS isolation High

More information

CS5531/32/33/34-AS 16-bit and 24-bit ADCs with Ultra-low-noise PGIA

CS5531/32/33/34-AS 16-bit and 24-bit ADCs with Ultra-low-noise PGIA CS5531/32/33/34AS 16bit and 24bit ADCs with Ultralownoise PGIA Features Chopperstabilized PGIA (Programmable Gain Instrumentation Amplifier, 1x to 64x) 12 nv/ Hz @ 0.1 Hz (No 1/f noise) at 64x 1200 pa

More information

The Simple Analytics of Helicopter Money: Why It Works Always

The Simple Analytics of Helicopter Money: Why It Works Always Vol. 8, 2014-28 Augus 21, 2014 hp://dx.doi.org/10.5018/economics-ejournal.ja.2014-28 The Simple Analyics of Helicoper Money: Why I Works Always Willem H. Buier Absrac The auhor proides a rigorous analysis

More information

High-performance low-power FM IF system

High-performance low-power FM IF system Rev. 4.1 30 March 2015 Product data sheet 1. General description The is an improved monolithic low-power FM IF system incorporating two limiting intermediate frequency amplifiers, quadrature detector,

More information

FIRST PASSAGE TIMES OF A JUMP DIFFUSION PROCESS

FIRST PASSAGE TIMES OF A JUMP DIFFUSION PROCESS Adv. Appl. Prob. 35, 54 531 23 Prined in Norhern Ireland Applied Probabiliy Trus 23 FIRST PASSAGE TIMES OF A JUMP DIFFUSION PROCESS S. G. KOU, Columbia Universiy HUI WANG, Brown Universiy Absrac This paper

More information

Balanced Line Receiver ICs

Balanced Line Receiver ICs THAT 0,, FEATURES High CMRR: typ. 90 db at 0Hz Excellent audio performance Wide bandwidth: typ. >8. MHz High slew rate: typ. V/μs Low distortion: typ. 0.000% THD Low noise: typ. -0 dbu Low current: typ.

More information

TJA1043. 1. General description. 2. Features and benefits. High-speed CAN transceiver. 2.1 General

TJA1043. 1. General description. 2. Features and benefits. High-speed CAN transceiver. 2.1 General Rev. 4 19 January 2015 Product data sheet 1. General description The high-speed CAN transceiver provides an interface between a Controller Area Network (CAN) protocol controller and the physical two-wire

More information

Description. Vout REF 24K

Description. Vout REF 24K THAT Corporation FEATURES High CMRR: typ. 90 db at 60 Hz Extremely high common-mode input impedance Maintains balance under real-world conditions Transformer-like performance in an IC Excellent audio performance

More information

64 x 8, Serial, I 2 C Real-Time Clock

64 x 8, Serial, I 2 C Real-Time Clock DS1307 64 x 8, Serial, I 2 C Real-Time Clock GENERAL DESCRIPTION The DS1307 serial real-time clock (RTC) is a lowpower, full binary-coded decimal (BCD) clock/calendar plus 56 bytes of NV SRAM. Address

More information

AN-0971 APPLICATION NOTE

AN-0971 APPLICATION NOTE APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Recommendations for Control of Radiated Emissions with isopower Devices

More information

PCF8523. 1. General description. 2. Features and benefits. 3. Applications. Real-Time Clock (RTC) and calendar

PCF8523. 1. General description. 2. Features and benefits. 3. Applications. Real-Time Clock (RTC) and calendar Rev. 7 28 April 2015 Product data sheet 1. General description The is a CMOS 1 optimized for low power consumption. Data is transferred serially via the I 2 C-bus with a maximum data rate of 1000 kbit/s.

More information

ISSN 1518-3548. Working Paper Series

ISSN 1518-3548. Working Paper Series ISSN 58-3548 Working Paper Series Nonlinear Mechanisms of he Exchange Rae Pass-Through: A Phillips curve model wih hreshold for Brazil Arnildo da Silva Correa and André Minella November, 006 ISSN 58-3548

More information

Detailed Inverter Specifications, Testing Procedure, and Technical Approach and Testing Application Requirements for the Little Box Challenge

Detailed Inverter Specifications, Testing Procedure, and Technical Approach and Testing Application Requirements for the Little Box Challenge Detailed Inverter Specifications, Testing Procedure, and Technical Approach and Testing Application Requirements for the Little Box Challenge Introduction Thank you for your interest in the Little Box

More information

OUT-OF-BAG ESTIMATION. Leo Breiman* Statistics Department University of California Berkeley, CA. 94708 leo@stat.berkeley.edu

OUT-OF-BAG ESTIMATION. Leo Breiman* Statistics Department University of California Berkeley, CA. 94708 leo@stat.berkeley.edu 1 OUT-OF-BAG ESTIMATION Leo Breiman* Saisics Deparmen Universiy of California Berkeley, CA. 94708 leo@sa.berkeley.edu Absrac In bagging, predicors are consruced using boosrap samples from he raining se

More information

ETSI EN 300 328-1 V1.2.2 (2000-07)

ETSI EN 300 328-1 V1.2.2 (2000-07) EN 300 328-1 V1.2.2 (2000-07) European Standard (Telecommunications series) Electromagnetic compatibility and Radio spectrum Matters (ERM); Wideband Transmission systems; data transmission equipment operating

More information