STM32F745xx STM32F746xx
|
|
- Austen Watts
- 7 years ago
- Views:
Transcription
1 STM32F745xx STM32F746xx ARM based Cortex M7 32b MCU+FPU, 462DMIPS, up to 1MB Flash/ KB RAM, USB OTG HS/FS, ethernet, 18 TIMs, 3 ADCs, 25 com itf, cam & LCD Datasheet production data Features Core: ARM 32bit Cortex M7 CPU with FPU, adaptive realtime accelerator (ART Accelerator ) and L1cache: 4KB data cache and 4KB instruction cache, allowing 0wait state execution from embedded Flash memory and external memories, frequency up to 216 MHz, MPU, 462 DMIPS/2.14 DMIPS/MHz (Dhrystone 2.1), and DSP instructions. Memories Up to 1MB of Flash memory 1024 bytes of OTP memory SRAM: 320KB (including 64KB of data TCM RAM for critical realtime data) + 16KB of instruction TCM RAM (for critical realtime routines) + 4KB of backup SRAM (available in the lowest power modes) Flexible external memory controller with up to 32bit data bus: SRAM, PSRAM, SDRAM/LPSDR SDRAM, NOR/NAND memories Dual mode QuadSPI LCD parallel interface, 8080/6800 modes LCDTFT controller up to XGA resolution with dedicated ChromART Accelerator for enhanced graphic content creation (DMA2D) Clock, reset and supply management 1.7 V to 3.6 V application supply and I/Os POR, PDR, PVD and BOR Dedicated USB power 4to26 MHz crystal oscillator Internal 16 MHz factorytrimmed RC (1% accuracy) 32 khz oscillator for RTC with calibration Internal 32 khz RC with calibration Lowpower Sleep, Stop and Standby modes V BAT supply for RTC, bit backup registers + 4KB backup SRAM 3 12bit, 2.4 MSPS ADC: up to 24 channels and 7.2 MSPS in triple interleaved mode 2 12bit D/A converters Up to 18 timers: up to thirteen 16bit (1x lowpower 16bit timer available in Stop mode) and two 32bit timers, each with up to 4 IC/OC/PWM or pulse counter and quadrature (incremental) encoder input. All 15 timers running up to 216 MHz. 2x watchdogs, SysTick timer LQFP100 (14x14 mm) LQFP144 (20x20 mm) LQFP176 (24x24 mm) LQFP208 (28x28 mm) Generalpurpose DMA: 16stream DMA controller with FIFOs and burst support Debug mode SWD & JTAG interfaces Cortex M7 Trace Macrocell Up to 168 I/O ports with interrupt capability Up to 164 fast I/Os up to 108 MHz Up to Vtolerant I/Os Up to 25 communication interfaces Up to 4 I 2 C interfaces (SMBus/PMBus) Up to 4 USARTs/4 UARTs (27 Mbit/s, ISO7816 interface, LIN, IrDA, modem control) Up to 6 SPIs (up to 50 Mbit/s), 3 with muxed simplex I 2 S for audio class accuracy via internal audio PLL or external clock 2 x SAIs (serial audio interface) 2 CANs (2.0B active) and SDMMC interface SPDIFRX interface HDMICEC Advanced connectivity USB 2.0 fullspeed device/host/otg controller with onchip PHY USB 2.0 highspeed/fullspeed device/host/otg controller with dedicated DMA, onchip fullspeed PHY and ULPI 10/100 Ethernet MAC with dedicated DMA: supports IEEE 1588v2 hardware, MII/RMII 8 to 14bit parallel camera interface up to 54 Mbyte/s True random number generator CRC calculation unit RTC: subsecond accuracy, hardware calendar 96bit unique ID Reference STM32F745xx STM32F746xx UFBGA176 (10x10 mm) TFBGA216 (13x13 mm) TFBGA100 (8x8 mm) Table 1. Device summary Part number WLCSP143 (4.5x5.8 mm) STM32F745IE, STM32F745VE, STM32F745VG, STM32F745ZE, STM32F745ZG, STM32F745IG STM32F746BE, STM32F746BG, STM32F746IE, STM32F746IG, STM32F746NE, STM32F746NG, STM32F746VE, STM32F746VG, STM32F746ZE, STM32F746ZG February 2016 DocID Rev 4 1/227 This is information on a product in full production.
2 Contents STM32F745xx STM32F746xx Contents 1 Description Full compatibility throughout the family Functional overview ARM Cortex M7 with FPU Memory protection unit Embedded Flash memory CRC (cyclic redundancy check) calculation unit Embedded SRAM AXIAHB bus matrix DMA controller (DMA) Flexible memory controller (FMC) QuadSPI memory interface (QUADSPI) LCDTFT controller ChromART Accelerator (DMA2D) Nested vectored interrupt controller (NVIC) External interrupt/event controller (EXTI) Clocks and startup Boot modes Power supply schemes Power supply supervisor Internal reset ON Internal reset OFF Voltage regulator Regulator ON Regulator OFF Regulator ON/OFF and internal reset ON/OFF availability Realtime clock (RTC), backup SRAM and backup registers Lowpower modes V BAT operation Timers and watchdogs Advancedcontrol timers (TIM1, TIM8) /227 DocID Rev 4
3 STM32F745xx STM32F746xx Contents Generalpurpose timers (TIMx) Basic timers TIM6 and TIM Lowpower timer (LPTIM1) Independent watchdog Window watchdog SysTick timer Interintegrated circuit interface (I 2 C) Universal synchronous/asynchronous receiver transmitters (USART) Serial peripheral interface (SPI)/inter integrated sound interfaces (I2S) Serial audio interface (SAI) SPDIFRX Receiver Interface (SPDIFRX) Audio PLL (PLLI2S) Audio and LCD PLL(PLLSAI) SD/SDIO/MMC card host interface (SDMMC) Ethernet MAC interface with dedicated DMA and IEEE 1588 support Controller area network (bxcan) Universal serial bus onthego fullspeed (OTG_FS) Universal serial bus onthego highspeed (OTG_HS) Highdefinition multimedia interface (HDMI) consumer electronics control (CEC) Digital camera interface (DCMI) Random number generator (RNG) Generalpurpose input/outputs (GPIOs) Analogtodigital converters (ADCs) Temperature sensor Digitaltoanalog converter (DAC) Serial wire JTAG debug port (SWJDP) Embedded Trace Macrocell Pinouts and pin description Memory mapping Electrical characteristics Parameter conditions DocID Rev 4 3/227 5
4 Contents STM32F745xx STM32F746xx Minimum and maximum values Typical values Typical curves Loading capacitor Pin input voltage Power supply scheme Current consumption measurement Absolute maximum ratings Operating conditions General operating conditions VCAP1/VCAP2 external capacitor Operating conditions at powerup / powerdown (regulator ON) Operating conditions at powerup / powerdown (regulator OFF) Reset and power control block characteristics Overdrive switching characteristics Supply current characteristics Wakeup time from lowpower modes External clock source characteristics Internal clock source characteristics PLL characteristics PLL spread spectrum clock generation (SSCG) characteristics Memory characteristics EMC characteristics Absolute maximum ratings (electrical sensitivity) I/O current injection characteristics I/O port characteristics NRST pin characteristics TIM timer characteristics RTC characteristics bit ADC characteristics Temperature sensor characteristics V BAT monitoring characteristics Reference voltage DAC electrical characteristics Communications interfaces FMC characteristics QuadSPI interface characteristics /227 DocID Rev 4
5 STM32F745xx STM32F746xx Contents Camera interface (DCMI) timing specifications LCDTFT controller (LTDC) characteristics SD/SDIO MMC card host interface (SDMMC) characteristics Package information LQFP100, 14 x 14 mm lowprofile quad flat package information TFBGA100, 8 x 8 x 0.8 mm thin finepitch ball grid array package information WLCSP143, 4.539x mm, 0.4 mm pitch wafer level chip scale package information LQFP144, 20 x 20 mm lowprofile quad flat package information LQFP176, 24 x 24 mm lowprofile quad flat package information LQFP208, 28 x 28 mm lowprofile quad flat package information UFBGA , 10 x 10 x 0.65 mm ultra thinpitch ball grid array package information TFBGA216, mm thin finepitch ball grid array package information Thermal characteristics Part numbering Appendix A Recommendations when using internal reset OFF A.1 Operating conditions Revision history DocID Rev 4 5/227 5
6 List of tables STM32F745xx STM32F746xx List of tables Table 1. Device summary Table 2. STM32F745xx and STM32F746xx features and peripheral counts Table 3. Voltage regulator configuration mode versus device operating mode Table 4. Regulator ON/OFF and internal reset ON/OFF availability Table 5. Voltage regulator modes in Stop mode Table 6. Timer feature comparison Table 7. I2C implementation Table 8. USART implementation Table 9. Legend/abbreviations used in the pinout table Table 10. STM32F745xx and STM32F746xx pin and ball definition Table 11. FMC pin definition Table 12. STM32F745xx and STM32F746xx alternate function mapping Table 13. STM32F745xx and STM32F746xx register boundary addresses Table 14. Voltage characteristics Table 15. Current characteristics Table 16. Thermal characteristics Table 17. General operating conditions Table 18. Limitations depending on the operating power supply range Table 19. VCAP1/VCAP2 operating conditions Table 20. Operating conditions at powerup / powerdown (regulator ON) Table 21. Operating conditions at powerup / powerdown (regulator OFF) Table 22. reset and power control block characteristics Table 23. Overdrive switching characteristics Table 24. Typical and maximum current consumption in Run mode, code with data processing running from ITCM RAM, regulator ON Table 25. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1cache ON) or SRAM on AXI (L1cache ON), regulator ON Table 26. Typical and maximum current consumption in Run mode, code with data processing running from Flash memory or SRAM on AXI (L1cache disabled), regulator ON Table 27. Typical and maximum current consumption in Run mode, code with data processing Table 28. running from Flash memory on ITCM interface (ART disabled), regulator ON Typical and maximum current consumption in Run mode, code with data processing running from Flash memory (ART ON except prefetch / L1cache ON) or SRAM on AXI (L1cache ON), regulator OFF Table 29. Typical and maximum current consumption in Sleep mode, regulator ON Table 30. Typical and maximum current consumption in Sleep mode, regulator OFF Table 31. Typical and maximum current consumptions in Stop mode Table 32. Typical and maximum current consumptions in Standby mode Table 33. Typical and maximum current consumptions in V BAT mode Table 34. Switching output I/O current consumption Table 35. Peripheral current consumption Table 36. Lowpower mode wakeup timings Table 37. Highspeed external user clock characteristics Table 38. Lowspeed external user clock characteristics Table 39. HSE 426 MHz oscillator characteristics Table 40. LSE oscillator characteristics (f LSE = khz) Table 41. HSI oscillator characteristics /227 DocID Rev 4
7 STM32F745xx STM32F746xx List of tables Table 42. LSI oscillator characteristics Table 43. Main PLL characteristics Table 44. PLLI2S characteristics Table 45. PLLISAI characteristics Table 46. SSCG parameters constraint Table 47. Flash memory characteristics Table 48. Flash memory programming Table 49. Flash memory programming with VPP Table 50. Flash memory endurance and data retention Table 51. EMS characteristics Table 52. EMI characteristics Table 53. ESD absolute maximum ratings Table 54. Electrical sensitivities Table 55. I/O current injection susceptibility Table 56. I/O static characteristics Table 57. Output voltage characteristics Table 58. I/O AC characteristics Table 59. NRST pin characteristics Table 60. TIMx characteristics Table 61. RTC characteristics Table 62. ADC characteristics Table 63. ADC static accuracy at f ADC = 18 MHz Table 64. ADC static accuracy at f ADC = 30 MHz Table 65. ADC static accuracy at f ADC = 36 MHz Table 66. ADC dynamic accuracy at f ADC = 18 MHz limited test conditions Table 67. ADC dynamic accuracy at f ADC = 36 MHz limited test conditions Table 68. Temperature sensor characteristics Table 69. Temperature sensor calibration values Table 70. V BAT monitoring characteristics Table 71. internal reference voltage Table 72. Internal reference voltage calibration values Table 73. DAC characteristics Table 74. Minimum I2CCLK frequency in all I2C modes Table 75. I2C analog filter characteristics Table 76. SPI dynamic characteristics Table 77. I 2 S dynamic characteristics Table 78. SAI characteristics Table 79. USB OTG full speed startup time Table 80. USB OTG full speed DC electrical characteristics Table 81. USB OTG full speed electrical characteristics Table 82. USB HS DC electrical characteristics Table 83. USB HS clock timing parameters Table 84. Dynamic characteristics: USB ULPI Table 85. Dynamics characteristics: Ethernet MAC signals for SMI Table 86. Dynamics characteristics: Ethernet MAC signals for RMII Table 87. Dynamics characteristics: Ethernet MAC signals for MII Table 88. Asynchronous nonmultiplexed SRAM/PSRAM/NOR read timings Table 89. Asynchronous nonmultiplexed SRAM/PSRAM/NOR read NWAIT timings Table 90. Asynchronous nonmultiplexed SRAM/PSRAM/NOR write timings Table 91. Asynchronous nonmultiplexed SRAM/PSRAM/NOR write NWAIT timings Table 92. Asynchronous multiplexed PSRAM/NOR read timings Table 93. Asynchronous multiplexed PSRAM/NOR readnwait timings DocID Rev 4 7/227 8
8 List of tables STM32F745xx STM32F746xx Table 94. Asynchronous multiplexed PSRAM/NOR write timings Table 95. Asynchronous multiplexed PSRAM/NOR writenwait timings Table 96. Synchronous multiplexed NOR/PSRAM read timings Table 97. Synchronous multiplexed PSRAM write timings Table 98. Synchronous nonmultiplexed NOR/PSRAM read timings Table 99. Synchronous nonmultiplexed PSRAM write timings Table 100. Switching characteristics for NAND Flash read cycles Table 101. Switching characteristics for NAND Flash write cycles Table 102. SDRAM read timings Table 103. LPSDR SDRAM read timings Table 104. SDRAM write timings Table 105. LPSDR SDRAM write timings Table 106. QuadSPI characteristics in SDR mode Table 107. QuadSPI characteristics in DDR mode Table 108. DCMI characteristics Table 109. LTDC characteristics Table 110. Dynamic characteristics: SD / MMC characteristics, VDD=2.7V to 3.6V Table 111. Dynamic characteristics: emmc characteristics, VDD=1.71V to 1.9V Table 112. LQPF100, 14 x 14 mm 100pin lowprofile quad flat package mechanical data Table 113. TFBGA100, 8 x mm thin finepitch ball grid array package mechanical data Table 114. TFBGA100 recommended PCB design rules (0.8 mm pitch BGA) Table 115. WLCSP143, 4.539x mm, 0.4 mm pitch wafer level chip scale package mechanical data Table 116. WLCSP143 recommended PCB design rules Table 117. LQFP144, 20 x 20 mm, 144pin lowprofile quad flat package mechanical data Table 118. LQFP176, 24 x 24 mm, 176pin lowprofile quad flat package mechanical data Table 119. LQFP208, 28 x 28 mm, 208pin lowprofile quad flat package mechanical data Table 120. UFBGA , mm ultra thin finepitch ball grid array package mechanical data Table 121. UFBGA recommended PCB design rules (0.65 mm pitch BGA) Table 122. TFBGA216, mm thin finepitch ball grid array package mechanical data Table 123. TFBGA216 recommended PCB design rules (0.8 mm pitch BGA) Table 124. Package thermal characteristics Table 125. Ordering information scheme Table 126. Limitations depending on the operating power supply range Table 127. Document revision history /227 DocID Rev 4
9 STM32F745xx STM32F746xx List of figures List of figures Figure 1. Compatible board design for LQFP100 package Figure 2. STM32F745xx and STM32F746xx block diagram Figure 3. STM32F745xx and STM32F746xx AXIAHB bus matrix architecture Figure 4. VDDUSB connected to VDD power supply Figure 5. VDDUSB connected to external power supply Figure 6. Power supply supervisor interconnection with internal reset OFF Figure 7. PDR_ON control with internal reset OFF Figure 8. Regulator OFF Figure 9. Startup in regulator OFF: slow V DD slope Figure 10. powerdown reset risen after V CAP_1 /V CAP_2 stabilization Startup in regulator OFF mode: fast V DD slope powerdown reset risen before V CAP_1 /V CAP_2 stabilization Figure 11. STM32F74xVx LQFP100 pinout Figure 12. STM32F74xVx TFBGA100 ballout Figure 13. STM32F74xZx WLCSP143 ballout Figure 14. STM32F74xZx LQFP144 pinout Figure 15. STM32F74xIx LQFP176 pinout Figure 16. STM32F74xBx LQFP208 pinout Figure 17. STM32F74xIx UFBGA176 ballout Figure 18. STM32F74xNx TFBGA216 ballout Figure 19. Memory map Figure 20. Pin loading conditions Figure 21. Pin input voltage Figure 22. Power supply scheme Figure 23. Current consumption measurement scheme Figure 24. External capacitor C EXT Figure 25. Figure 26. Figure 27. Figure 28. Figure 29. Typical V BAT current consumption (RTC ON/BKP SRAM OFF and LSE in low drive mode) Typical V BAT current consumption (RTC ON/BKP SRAM OFF and LSE in medium low drive mode) Typical V BAT current consumption (RTC ON/BKP SRAM OFF and LSE in medium high drive mode) Typical V BAT current consumption (RTC ON/BKP SRAM OFF and LSE in high drive mode) Typical V BAT current consumption (RTC ON/BKP SRAM OFF and LSE in high medium drive mode) Figure 30. Highspeed external clock source AC timing diagram Figure 31. Lowspeed external clock source AC timing diagram Figure 32. Typical application with an 8 MHz crystal Figure 33. Typical application with a khz crystal Figure 34. HSI deviation versus temperature Figure 35. LSI deviation versus temperature Figure 36. PLL output clock waveforms in center spread mode Figure 37. PLL output clock waveforms in down spread mode Figure 38. FT I/O input characteristics Figure 39. I/O AC characteristics definition Figure 40. Recommended NRST pin protection Figure 41. ADC accuracy characteristics DocID Rev 4 9/227 11
10 List of figures STM32F745xx STM32F746xx Figure 42. Typical connection diagram using the ADC Figure 43. Power supply and reference decoupling (V REF+ not connected to V DDA ) Figure 44. Power supply and reference decoupling (V REF+ connected to V DDA ) Figure bit buffered /nonbuffered DAC Figure 46. SPI timing diagram slave mode and CPHA = Figure 47. SPI timing diagram slave mode and CPHA = Figure 48. SPI timing diagram master mode Figure 49. I 2 S slave timing diagram (Philips protocol) (1) Figure 50. I 2 S master timing diagram (Philips protocol) (1) Figure 51. SAI master timing waveforms Figure 52. SAI slave timing waveforms Figure 53. USB OTG full speed timings: definition of data signal rise and fall time Figure 54. ULPI timing diagram Figure 55. Ethernet SMI timing diagram Figure 56. Ethernet RMII timing diagram Figure 57. Ethernet MII timing diagram Figure 58. Asynchronous nonmultiplexed SRAM/PSRAM/NOR read waveforms Figure 59. Asynchronous nonmultiplexed SRAM/PSRAM/NOR write waveforms Figure 60. Asynchronous multiplexed PSRAM/NOR read waveforms Figure 61. Asynchronous multiplexed PSRAM/NOR write waveforms Figure 62. Synchronous multiplexed NOR/PSRAM read timings Figure 63. Synchronous multiplexed PSRAM write timings Figure 64. Synchronous nonmultiplexed NOR/PSRAM read timings Figure 65. Synchronous nonmultiplexed PSRAM write timings Figure 66. NAND controller waveforms for read access Figure 67. NAND controller waveforms for write access Figure 68. NAND controller waveforms for common memory read access Figure 69. NAND controller waveforms for common memory write access Figure 70. SDRAM read access waveforms (CL = 1) Figure 71. SDRAM write access waveforms Figure 72. QuadSPI timing diagram SDR mode Figure 73. QuadSPI timing diagram DDR mode Figure 74. DCMI timing diagram Figure 75. LCDTFT horizontal timing diagram Figure 76. LCDTFT vertical timing diagram Figure 77. SDIO highspeed mode Figure 78. SD default mode Figure 79. LQFP100, 14 x 14 mm 100pin lowprofile quad flat package outline Figure 80. LQFP100, 14 x 14 mm, 100pin lowprofile quad flat package recommended footprint Figure 81. LQFP100, 14 x 14 mm, 100pin lowprofile quad flat package top view example Figure 82. TFBGA100, mm thin finepitch ball grid array package outline Figure 83. TFBGA100, 8 x 8 x 0.8 mm thin finepitch ball grid array package recommended footprint Figure 84. TFBGA100, mm thin finepitch ball grid array package top view example Figure 85. WLCSP143, 4.539x mm, 0.4 mm pitch wafer level chip scale package outline Figure 86. WLCSP143, 4.539x mm, 0.4 mm pitch wafer level chip scale package recommended footprint /227 DocID Rev 4
11 STM32F745xx STM32F746xx List of figures Figure 87. WLCSP143, 0.4 mm pitch wafer level chip scale package top view example Figure 88. LQFP144, 20 x 20 mm, 144pin lowprofile quad flat package outline Figure 89. LQFP144, 20 x 20 mm, 144pin lowprofile quad flat package recommended footprint Figure 90. LQFP144, 20 x 20mm, 144pin lowprofile quad flat package top view example Figure 91. LQFP176, 24 x 24 mm, 176pin lowprofile quad flat package outline Figure 92. LQFP176, 24 x 24 mm, 176pin lowprofile quad flat package recommended footprint Figure 93. LQFP176, 24 x 24 mm, 176pin lowprofile quad flat package top view example Figure 94. LQFP208, 28 x 28 mm, 208pin lowprofile quad flat package outline Figure 95. LQFP208, 28 x 28 mm, 208pin lowprofile quad flat package recommended footprint Figure 96. LQFP208, 28 x 28 mm, 208pin lowprofile quad flat package top view example Figure 97. UFBGA , mm ultra thin finepitch ball grid array package outline Figure 98. UFBGA176+25, 10 x 10 x 0.65 mm, ultra finepitch ball grid array Figure 99. package recommended footprint UFBGA , mm ultra thin finepitch ball grid array package top view example Figure 100. TFBGA216, mm thin finepitch ball grid array package outline Figure 101. TFBGA216, 13 x 13 x 0.8 mm thin finepitch ball grid array package recommended footprint Figure 102. TFBGA216, mm thin finepitch ball grid array package top view example DocID Rev 4 11/227 11
12 Description STM32F745xx STM32F746xx 1 Description The STM32F745xx and STM32F746xx devices are based on the highperformance ARM Cortex M7 32bit RISC core operating at up to 216 MHz frequency. The Cortex M7 core features a single floating point unit (SFPU) precision which supports all ARM singleprecision dataprocessing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances the application security. The STM32F745xx and STM32F746xx devices incorporate highspeed embedded memories with a Flash memory up to 1 Mbyte, 320 Kbytes of SRAM (including 64 Kbytes of Data TCM RAM for critical realtime data), 16 Kbytes of instruction TCM RAM (for critical realtime routines), 4 Kbytes of backup SRAM available in the lowest power modes, and an extensive range of enhanced I/Os and peripherals connected to two APB buses, two AHB buses, a 32bit multiahb bus matrix and a multi layer AXI interconnect supporting internal and external memories access. All the devices offer three 12bit ADCs, two DACs, a lowpower RTC, thirteen generalpurpose 16bit timers including two PWM timers for motor control and one lowpower timer available in Stop mode, two generalpurpose 32bit timers, a true random number generator (RNG). They also feature standard and advanced communication interfaces. Up to four I 2 Cs Six SPIs, three I 2 Ss in duplex mode. To achieve the audio class accuracy, the I 2 S peripherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization. Four USARTs plus four UARTs An USB OTG fullspeed and a USB OTG highspeed with fullspeed capability (with the ULPI), Two CANs Two SAI serial audio interfaces An SDMMC host interface Ethernet and camera interfaces LCDTFT display controller ChromART Accelerator SPDIFRX interface HDMICEC Advanced peripherals include an SDMMC interface, a flexible memory control (FMC) interface, a QuadSPI Flash memory interface, a camera interface for CMOS sensors. Refer to Table 2: STM32F745xx and STM32F746xx features and peripheral counts for the list of peripherals available on each part number. The STM32F745xx and STM32F746xx devices operate in the 40 to +105 C temperature range from a 1.7 to 3.6 V power supply. A dedicated supply input for USB (OTG_FS and OTG_HS) is available on all the packages except LQFP100 for a greater power supply choice. The supply voltage can drop to 1.7 V with the use of an external power supply supervisor (refer to Section : Internal reset OFF). A comprehensive set of powersaving mode allows the design of lowpower applications. The STM32F745xx and STM32F746xx devices offer devices in 8 packages ranging from 100 pins to 216 pins. The set of included peripherals changes with the device chosen. 12/227 DocID Rev 4
13 DocID Rev 4 13/227 These features make the STM32F745xx and STM32F746xx microcontrollers suitable for a wide range of applications: Motor drive and application control, Medical equipment, Industrial applications: PLC, inverters, circuit breakers, Printers, and scanners, Alarm systems, video intercom, and HVAC, Home audio appliances, Mobile applications, Internet of Things, Wearable devices: smartwatches. Figure 2 shows the general block diagram of the device family. Table 2. STM32F745xx and STM32F746xx features and peripheral counts Peripherals STM32F745Vx STM32F746Vx STM32F745Zx STM32F746Zx STM32F745Ix STM32F746Ix STM32F745Bx STM32F746Bx STM32F745Nx STM32F746Nx Flash memory in Kbytes System 320( ) SRAM in Kbytes Instruction 16 Backup 4 FMC memory controller Yes (1) Ethernet Timers Random number generator Generalpurpose 10 Advancedcontrol 2 Basic 2 Lowpower 1 Yes Yes STM32F745xx STM32F746xx Description
14 14/227 DocID Rev 4 Communication interfaces Camera interface SPI / I 2 S 4/3 (simplex) (2) 6/3 (simplex) (2) I 2 C 4 USART/ UART 4/4 USB OTG FS Yes USB OTG HS Yes CAN 2 SAI 2 SPDIFRX SDMMC LCDTFT No Yes No Yes No Yes No Yes No Yes ChromART Accelerator (DMA2D) Yes GPIOs bit ADC Number of channels 12bit DAC Number of channels 4 inputs Maximum CPU frequency 216 MHz (3) Operating voltage 1.7 to 3.6 V (4) Operating temperatures Package Table 2. STM32F745xx and STM32F746xx features and peripheral counts (continued) Peripherals STM32F745Vx STM32F746Vx STM32F745Zx STM32F746Zx STM32F745Ix STM32F746Ix STM32F745Bx STM32F746Bx STM32F745Nx STM32F746Nx LQFP100 TFBGA100 WLCSP143 LQFP144 Yes Yes 3 Yes 2 Ambient temperatures: 40 to +85 C / 40 to +105 C Junction temperature: 40 to C UFBGA176 LQFP For the LQFP100 package, only FMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. 2. The SPI1, SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the I2S audio mode. LQFP MHz maximum frequency for 40 C to + 85 C ambient temperature range (200 MHz maximum frequency for 40 C to C ambient temperature range). 4. VDD/VDDA minimum value of 1.7 V is obtained when the internal reset is OFF (refer to Section : Internal reset OFF). TFBGA216 Description STM32F745xx STM32F746xx
15 STM32F745xx STM32F746xx Description 1.1 Full compatibility throughout the family The STM32F745xx and STM32F746xx devices are fully pintopin, compatible with the STM32F4xxxx devices, allowing the user to try different peripherals, and reaching higher performances (higher frequency) for a greater degree of freedom during the development cycle. Figure 1 give compatible board designs between the STM32F4xx families. Figure 1. Compatible board design for LQFP100 package The STM32F745xx and STM32F746xx LQFP144, LQFP176, LQFP208, TFBGA216, UFBGA176, WLCSP143 packages are fully pin to pin compatible with STM32F4xxxx devices. DocID Rev 4 15/227 44
16 Description STM32F745xx STM32F746xx Figure 2. STM32F745xx and STM32F746xx block diagram 1. The timers connected to APB2 are clocked from TIMxCLK up to 216 MHz, while the timers connected to APB1 are clocked from TIMxCLK either up to 108 MHz or 216 MHz depending on TIMPRE bit configuration in the RCC_DCKCFGR register. 16/227 DocID Rev 4
17 STM32F745xx STM32F746xx Functional overview 2 Functional overview 2.1 ARM Cortex M7 with FPU The ARM Cortex M7 with FPU processor is the latest generation of ARM processors for embedded systems. It was developed to provide a lowcost platform that meets the needs of MCU implementation, with a reduced pin count and a lowpower consumption, while delivering an outstanding computational performance and low interrupt latency. Note: The Cortex M7 processor is a highly efficient highperformance featuring: Sixstage dualissue pipeline Dynamic branch prediction Harvard caches (4 Kbytes of Icache and 4 Kbytes of Dcache) 64bit AXI4 interface 64bit ITCM interface 2x32bit DTCM interfaces The processor supports the following memory interfaces: Tightly Coupled Memory (TCM) interface. Harvard instruction and data caches and AXI master (AXIM) interface. Dedicated lowlatency AHBLite peripheral (AHBP) interface. The processor supports a set of DSP instructions which allow efficient signal processing and complex algorithm execution. Its single precision FPU (floating point unit) speeds up the software development by using metalanguage development tools, while avoiding saturation. Figure 2 shows the general block diagram of the STM32F745xx and STM32F746xx devices. Cortex M7 with FPU core is binary compatible with the Cortex M4 core. 2.2 Memory protection unit The memory protection unit (MPU) is used to manage the CPU accesses to memory to prevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 gigabytes of addressable memory. The MPU is especially helpful for applications where some critical or certified code has to be protected against the misbehavior of other tasks. It is usually managed by an RTOS (realtime operating system). If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed. The MPU is optional and can be bypassed for applications that do not need it. DocID Rev 4 17/227 44
18 Functional overview STM32F745xx STM32F746xx 2.3 Embedded Flash memory The STM32F745xx and STM32F746xx devices embed a Flash memory of up to 1 Mbyte available for storing programs and data. 2.4 CRC (cyclic redundancy check) calculation unit The CRC (cyclic redundancy check) calculation unit is used to get a CRC code using a configurable generator polynomial value and size. Among other applications, CRCbased techniques are used to verify the data transmission or storage integrity. In the scope of the EN/IEC standard, they offer a mean of verifying the Flash memory integrity. The CRC calculation unit helps to compute a signature of the software during runtime, to be compared with a reference signature generated at linktime and stored at a given memory location. 2.5 Embedded SRAM All the devices features: System SRAM up to 320 Kbytes: SRAM1 on AHB bus Matrix: 240 Kbytes SRAM2 on AHB bus Matrix: 16 Kbytes DTCMRAM on TCM interface (Tighly Coupled Memory interface): 64 Kbytes for critical realtime data. Instruction RAM (ITCMRAM) 16 Kbytes: It is mapped on TCM interface and reserved only for CPU Execution/Instruction useful for critical realtime routines. The Data TCM RAM is accessible by the GPDMAs and peripherals DMAs through specific AHB slave of the CPU.The TCM RAM instruction is reserved only for CPU. It is accessed at CPU clock speed with 0wait states. 4 Kbytes of backup SRAM This area is accessible only from the CPU. Its content is protected against possible unwanted write accesses, and is retained in Standby or VBAT mode. 2.6 AXIAHB bus matrix The STM32F745xx and STM32F746xx system architecture is based on 2 subsystems: An AXI to multi AHB bridge converting AXI4 protocol to AHBLite protocol: 3x AXI to 32bit AHB bridges connected to AHB bus matrix 1x AXI to 64bit AHB bridge connected to the embedded flash A multiahb BusMatrix: The 32bit multiahb bus matrix interconnects all the masters (CPU, DMAs, Ethernet, USB HS, LCDTFT, and DMA2D) and the slaves (Flash memory, RAM, FMC, QuadSPI, AHB and APB peripherals) and ensures a seamless and an efficient operation even when several highspeed peripherals work simultaneously. 18/227 DocID Rev 4
19 STM32F745xx STM32F746xx Functional overview Figure 3. STM32F745xx and STM32F746xx AXIAHB bus matrix architecture 1. The above figure has large wires for 64bits bus and thin wires for 32bits bus. 2.7 DMA controller (DMA) The devices feature two generalpurpose dualport DMAs (DMA1 and DMA2) with 8 streams each. They are able to manage memorytomemory, peripheraltomemory and memorytoperipheral transfers. They feature dedicated FIFOs for APB/AHB peripherals, support burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB). The two DMA controllers support circular buffer management, so that no specific code is needed when the controller reaches the end of the buffer. The two DMA controllers also have a double buffering feature, which automates the use and switching of two memory buffers without requiring any special code. DocID Rev 4 19/227 44
20 Functional overview STM32F745xx STM32F746xx Each stream is connected to dedicated hardware DMA requests, with support for software trigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent. The DMA can be used with the main peripherals: SPI and I 2 S I 2 C USART Generalpurpose, basic and advancedcontrol timers TIMx DAC SDMMC Camera interface (DCMI) ADC SAI SPDIFRX QuadSPI HDMICEC 2.8 Flexible memory controller (FMC) The Flexible memory controller (FMC) includes three memory controllers: The NOR/PSRAM memory controller The NAND/memory controller The Synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) controller The main features of the FMC controller are the following: Interface with staticmemory mapped devices including: Static random access memory (SRAM) NOR Flash memory/onenand Flash memory PSRAM (4 memory banks) NAND Flash memory with ECC hardware to check up to 8 Kbytes of data Interface with synchronous DRAM (SDRAM/Mobile LPSDR SDRAM) memories 8,16,32bit data bus width Independent Chip Select control for each memory bank Independent configuration for each memory bank Write FIFO Read FIFO for SDRAM controller The Maximum FMC_CLK/FMC_SDCLK frequency for synchronous accesses is HCLK/2. LCD parallel interface The FMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel 8080 and Motorola 6800 modes, and is flexible enough to adapt to specific LCD interfaces. This LCD parallel interface capability makes it easy to build cost 20/227 DocID Rev 4
21 STM32F745xx STM32F746xx Functional overview effective graphic applications using LCD modules with embedded controllers or high performance solutions using external controllers with dedicated acceleration. 2.9 QuadSPI memory interface (QUADSPI) All devices embed a QuadSPI memory interface, which is a specialized communication interface targetting Single, Dual or QuadSPI Flash memories. It can work in: Direct mode through registers. External flash status register polling mode. Memory mapped mode. Up to 256 Mbytes external flash are memory mapped, supporting 8, 16 and 32bit access. Code execution is supported. The opcode and the frame format are fully programmable. Communication can be either in Single Data Rate or Dual Data Rate LCDTFT controller The LCDTFT display controller provides a 24bit parallel digital RGB (Red, Green, Blue) and delivers all signals to interface directly to a broad range of LCD and TFT panels up to XGA (1024x768) resolution with the following features: 2 displays layers with dedicated FIFO (64x32bit) Color LookUp table (CLUT) up to 256 colors (256x24bit) per layer Up to 8 Input color formats selectable per layer Flexible blending between two layers using alpha value (per pixel or constant) Flexible programmable parameters for each layer Color keying (transparency color) Up to 4 programmable interrupt events ChromART Accelerator (DMA2D) The ChromArt Accelerator (DMA2D) is a graphic accelerator which offers advanced bit blitting, row data copy and pixel format conversion. It supports the following functions: Rectangle filling with a fixed color Rectangle copy Rectangle copy with pixel format conversion Rectangle composition with blending and pixel format conversion. Various image format coding are supported, from indirect 4bpp color mode up to 32bpp direct color. It embeds dedicated memory to store color lookup tables. An interrupt can be generated when an operation is complete or at a programmed watermark. All the operations are fully automatized and are running independently from the CPU or the DMAs. DocID Rev 4 21/227 44
STM32F215xx STM32F217xx
STM32F215xx STM32F217xx ARM based 32bit MCU, 150DMIPs, up to 1 MB Flash/128+4KB RAM, crypto, USB OTG HS/FS, Ethernet, 17 TIMs, 3 ADCs, 15 comm. interfaces & camera Features Datasheet production data Core:
More informationSTM32 F-2 series High-performance Cortex-M3 MCUs
STM32 F-2 series High-performance Cortex-M3 MCUs STMicroelectronics 32-bit microcontrollers, 120 MHz/150 DMIPS with ART Accelerator TM and advanced peripherals www.st.com/mcu STM32 F-2 series The STM32
More informationSTM32F411xC STM32F411xE
STM32F411xC STM32F411xE ARM Cortex -M4 32b MCU+FPU, 125 DMIPS, 512KB Flash, 128KB RAM, USB OTG FS, 11 TIMs, 1 ADC, 13 comm. interfaces Features Datasheet - production data Dynamic Efficiency Line with
More informationSTM32F401xD STM32F401xE
STM32F401xD STM32F401xE ARM Cortex -M4 32b MCU+FPU, 105 DMIPS, 512KB Flash/96KB RAM, 11 TIMs, 1 ADC, 11 comm. interfaces Features Datasheet - production data Core: ARM 32-bit Cortex -M4 CPU with FPU, Adaptive
More informationSTM32F410x8 STM32F410xB
STM32F410x8 STM32F410xB Features ARM -Cortex -M4 32b MCU+FPU, 125 DMIPS, 128KB Flash, 32KB RAM, 9 TIMs, 1 ADC, 9 comm. interfaces Datasheet - production data Dynamic Efficiency Line with BAM (Batch Acquisition
More informationSTM32F103xF STM32F103xG
STM32F103xF STM32F103xG XL-density performance line ARM -based 32-bit MCU with 768 KB to 1 MB Flash, USB, CAN, 17 timers, 3 ADCs, 13 com. interfaces Datasheet production data Features Core: ARM 32-bit
More informationHello, and welcome to this presentation of the STM32L4 reset and clock controller.
Hello, and welcome to this presentation of the STM32L4 reset and clock controller. 1 The STM32L4 reset and clock controller manages system and peripheral clocks. STM32L4 devices embed three internal oscillators,
More informationARM Cortex STM series
ARM Cortex board 1 ARM Cortex STM series 2 STM32 Series 3 Abbreviation FS full speed HS high speed MC motor controller MSI multi speed internal oscillator RNG random number generator SDIO secure digital
More informationSTM32F103x8 STM32F103xB
STM32F103x8 STM32F103xB Medium-density performance line ARM -based 32-bit MCU with 64 or 128 KB Flash, USB, CAN, 7 timers, 2 ADCs, 9 com. interfaces Features Datasheet - production data ARM 32-bit Cortex
More informationSTM32L151x6/8/B STM32L152x6/8/B
STM32L151x6/8/B STM32L152x6/8/B Ultra-low-power 32-bit MCU ARM -based Cortex -M3, 128KB Flash, 16KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC Features Datasheet - production data Ultra-low-power platform 1.65
More informationAN4646 Application note
Application note Peripheral interconnections on STM32F401 and STM32F411 lines Introduction On top of the highest performance and the lowest power consumption of the STM32F4 family, STM32F401/411 peripherals
More informationAtmel Norway 2005. XMEGA Introduction
Atmel Norway 005 XMEGA Introduction XMEGA XMEGA targets Leadership on Peripheral Performance Leadership in Low Power Consumption Extending AVR market reach XMEGA AVR family 44-100 pin packages 16K 51K
More informationSTM32F303xB STM32F303xC
STM32F303xB STM32F303xC ARM -based Cortex -M4 32b MCU+FPU, up to 256KB Flash+ 48KB SRAM, 4 ADCs, 2 DAC ch., 7 comp, 4 PGA, timers, 2.0-3.6 V Datasheet - production data Features Core: ARM Cortex -M4 32-bit
More informationSTM32L15xCC STM32L15xRC STM32L15xUC STM32L15xVC
STM32L15xCC STM32L15xRC STM32L15xUC STM32L15xVC Ultra-low-power 32-bit MCU ARM -based Cortex -M3, 256KB Flash, 32KB SRAM, 8KB EEPROM, LCD, USB, ADC, DAC Features Datasheet - production data Ultra-low-power
More informationSTM32L151x6/8/B-A STM32L152x6/8/B-A
STM32L151x6/8/B-A STM32L152x6/8/B-A Ultra-low-power 32-bit MCU ARM -based Cortex -M3, 128KB Flash, 32KB SRAM, 4KB EEPROM, LCD, USB, ADC, DAC Features Datasheet - production data Ultra-low-power platform
More informationSTM32F100x4 STM32F100x6 STM32F100x8 STM32F100xB
STM32F100x4 STM32F100x6 STM32F100x8 STM32F100xB Low & medium-density value line, advanced ARM -based 32-bit MCU with 16 to 128 KB Flash, 12 timers, ADC, DAC & 8 comm interfaces Datasheet - production data
More informationontroller LSI with Built-in High- Performance Graphic Functions for Automotive Applications
C ontroller LSI with Built-in High- Performance Graphic Functions for Automotive Applications 1-chip solution for color display, video input and meter control with built-in highperformance CPU core FR81S
More informationSTM32F072x8 STM32F072xB
ARM -based 32-bit MCU, up to 128 KB Flash, crystal-less USB FS 2.0, CAN, 12 timers, ADC, DAC & comm. interfaces, 2.0-3.6 V Datasheet - production data Features Core: ARM 32-bit Cortex -M0 CPU, frequency
More informationSTM32L100C6 STM32L100R8 STM32L100RB
STM32L100C6 STM32L100R8 STM32L100RB Ultra-low-power 32-bit MCU ARM -based Cortex -M3, 128KB Flash, 10KB SRAM, 2KB EEPROM, LCD, USB, ADC, DAC Features Datasheet production data Ultra-low-power platform
More informationSTM32F103x4 STM32F103x6
STM32F103x4 STM32F103x6 Low-density performance line, ARM-based 32-bit MCU with 16 or 32 KB Flash, USB, CAN, 6 timers, 2 ADCs, 6 com. interfaces Features Datasheet production data ARM 32-bit Cortex -M3
More informationDS1104 R&D Controller Board
DS1104 R&D Controller Board Cost-effective system for controller development Highlights Single-board system with real-time hardware and comprehensive I/O Cost-effective PCI hardware for use in PCs Application
More informationSBC8600B Single Board Computer
SBC8600B Single Board Computer 720MHz TI s Sitara AM3359 ARM Cortex-A8 Microprocessor Onboard 512MByte DDR3 SDRAM and 512MByte NAND Flash UARTs, 2*USB Host and 1*OTG, 2*Ethernet, CAN, RS485, LCD/TSP, Audio,
More informationARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654
ARM Cortex -A8 SBC with MIPI CSI Camera and Spartan -6 FPGA SBC1654 Features ARM Cortex-A8 processor, 800MHz Xilinx Spartan-6 FPGA expands vision processing capabilities Dual MIPI CSI-2 CMOS camera ports,
More informationSystem Design Issues in Embedded Processing
System Design Issues in Embedded Processing 9/16/10 Jacob Borgeson 1 Agenda What does TI do? From MCU to MPU to DSP: What are some trends? Design Challenges Tools to Help 2 TI - the complete system The
More informationSTM32L. Ultra-low-power Cortex -M3 devices
STM32L Ultra-low-power Cortex -M3 devices STM32L press release STM32L 32- to 128-Kbyte products are entering full production 2 nd half March 2011 Part of industry s largest ARM Cortex -M 32-bit microcontroller
More informationDevKit1207 Evaluation Kit
DevKit1207 Evaluation Kit 120MHz STM32F207IGT6 ARM Cortex-M3 32-bit Flash Microcontroller CPU Internal 1MBytes of Flash and 128 (system) +4 (backup) KBytes of SRAM USB2.0 OTG Full-speed Port and USB2.0
More informationMotor Control using NXP s LPC2900
Motor Control using NXP s LPC2900 Agenda LPC2900 Overview and Development tools Control of BLDC Motors using the LPC2900 CPU Load of BLDCM and PMSM Enhancing performance LPC2900 Demo BLDC motor 2 LPC2900
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationSTM32F105xx STM32F107xx
STM32F105xx STM32F107xx Connectivity line, ARM -based 32-bit MCU with 64/256 KB Flash, USB OTG, Ethernet, 10 timers, 2 CANs, 2 ADCs, 14 communication interfaces Datasheet - production data Features Core:
More informationCOMPUTER HARDWARE. Input- Output and Communication Memory Systems
COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)
More informationAN4488 Application note
Application note Getting started with STM32F4xxxx MCU hardware development Introduction This application note is intended for system designers who require an overview of the hardware implementation of
More informationAtmel SMART ARM Core-based Embedded Microprocessors
Atmel SMART ARM Core-based Embedded Microprocessors High Performance, Power Efficient, Easy to Use Atmel SMART SAMA5 ARM Cortex-A5 MPUs Core Sub-System Memory Connectivity Device Name Core VFPU / NEON
More informationFreescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
More informationAll Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule
All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:
More informationMicrocontrollers. -Definition, Basics and Trends. Anders Pettersson. FAE Manager Nordic and Baltic
Microcontrollers -Definition, Basics and Trends Anders Pettersson FAE Manager Nordic and Baltic 2 Agenda Definition of a Microcontroller Blockdiagram of a generic MCU and Core Bus system Architecture Cisc
More informationEmbedded Systems on ARM Cortex-M3 (4weeks/45hrs)
Embedded Systems on ARM Cortex-M3 (4weeks/45hrs) Course & Kit Contents LEARN HOW TO: Use of Keil Real View for ARM Use ARM Cortex-M3 MCU for professional embedded application development Understanding
More informationEureka Technology. Understanding SD, SDIO and MMC Interface. by Eureka Technology Inc. May 26th, 2011. Copyright (C) All Rights Reserved
Understanding SD, SDIO and MMC Interface by Eureka Technology Inc. May 26th, 2011 Copyright (C) All Rights Reserved Copyright by Eureka Technology Inc. All Rights Reserved Introduction This white paper
More informationSBC6245 Single Board Computer
SBC6245 Single Board Computer 400MHz Atmel AT91SAM9G45 ARM 926EJ-STM Microcontroller On Board 128MB Nand Flash plus 128MB DDR2 SDRAM RS232, RS485, Ethernet, USB Host, LCD, Touch Screen, RTC, Supports for
More informationAN2586 Application note
AN2586 Application note STM32F10xxx hardware development: getting started Introduction This application note is intended for system designers who require a hardware implementation overview of the development
More informationNetwork connectivity controllers
Network connectivity controllers High performance connectivity solutions Factory Automation The hostile environment of many factories can have a significant impact on the life expectancy of PCs, and industrially
More informationHello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of
Hello and welcome to this training module for the STM32L4 Liquid Crystal Display (LCD) controller. This controller can be used in a wide range of applications such as home appliances, medical, automotive,
More informationLab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
More informationChapter 1 Lesson 3 Hardware Elements in the Embedded Systems. 2008 Chapter-1L03: "Embedded Systems - ", Raj Kamal, Publs.: McGraw-Hill Education
Chapter 1 Lesson 3 Hardware Elements in the Embedded Systems 1 Typical Embedded System Hardware units 2 Basic Circuit Elements at the System 3 (i) Power Source 1. System own supply with separate supply
More informationOpenSPARC T1 Processor
OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More information7a. System-on-chip design and prototyping platforms
7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit
More informationSingle Phase Two-Channel Interleaved PFC Operating in CrM
Freescale Semiconductor Application Note Document Number: AN4836 Rev. 0, 12/2013 Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers by Freescale
More informationSTM32F031x4 STM32F031x6
Features ARM -based 32-bit MCU with up to 32 Kbyte Flash, timers, ADC and communication interfaces, 2.0-3.6 V Datasheet - production data Core: ARM 32-bit Cortex -M0 CPU, frequency up to 48 MHz Memories
More informationPOCKET SCOPE 2. The idea 2. Design criteria 3
POCKET SCOPE 2 The idea 2 Design criteria 3 Microcontroller requirements 3 The microcontroller must have speed. 3 The microcontroller must have RAM. 3 The microcontroller must have secure Flash. 3 The
More informationAtmel Power Line Communications. Solutions for the Smart Grid
Atmel Power Line Communications Solutions for the Smart Grid Key Applications Powering the Smart Grid Home and industrial automation Control systems Smart metering Intelligent lighting Smart appliances
More informationSPEAr family of embedded microprocessors
SPEAr family of embedded microprocessors STMicroelectronics www.st.com/spear SPEAr devices, based on ARM core architecture, offer substantial processing power and wide peripheral support Embedded applications
More informationZigBee Technology Overview
ZigBee Technology Overview Presented by Silicon Laboratories Shaoxian Luo 1 EM351 & EM357 introduction EM358x Family introduction 2 EM351 & EM357 3 Ember ZigBee Platform Complete, ready for certification
More informationADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory
ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double
More informationEmbedded Display Module EDM6070
Embedded Display Module EDM6070 Atmel AT91SAM9X35 Based Single Board Computer BY Product Overview Version 1.0 Dated: 3 rd Dec 2013 Table of Contents Product Overview... 2 Introduction... 2 Kit Contents...
More informationUSER GUIDE EDBG. Description
USER GUIDE EDBG Description The Atmel Embedded Debugger (EDBG) is an onboard debugger for integration into development kits with Atmel MCUs. In addition to programming and debugging support through Atmel
More informationSTM32F103x6 STM32F103x8 STM32F103xB
STM32F103x6 STM32F103x8 STM32F103xB Performance line, ARM-based 32-bit MCU with Flash, USB, CAN, seven 16-bit timers, two ADCs and nine communication interfaces Features Preliminary Data Core: ARM 32-bit
More informationMigrating Application Code from ARM Cortex-M4 to Cortex-M7 Processors
Migrating Application Code from ARM Cortex-M4 to Cortex-M7 Processors Joseph Yiu and Robert Boys January 2015 Version 1.1 The latest version of this document is here: /appnotes/docs/apnt_270.asp 1 Cortex
More informationDEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV
DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING Question Bank Subject Name: EC6504 - Microprocessor & Microcontroller Year/Sem : II/IV UNIT I THE 8086 MICROPROCESSOR 1. What is the purpose of segment registers
More informationAND8336. Design Examples of On Board Dual Supply Voltage Logic Translators. Prepared by: Jim Lepkowski ON Semiconductor. http://onsemi.
Design Examples of On Board Dual Supply Voltage Logic Translators Prepared by: Jim Lepkowski ON Semiconductor Introduction Logic translators can be used to connect ICs together that are located on the
More informationARM966E-S 16/32-bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA. STR91xFAx32. STR91xFAx42. STR91xFAx44.
STR91xFAxxx Features ARM966E-S 16/32-bit Flash MCU with Ethernet, USB, CAN, AC motor control, 4 timers, ADC, RTC, DMA Datasheet - production data 16/32-bit 96 MHz ARM9E based MCU ARM966E-S RISC core: Harvard
More informationSABRE Lite Development Kit
SABRE Lite Development Kit Freescale i.mx 6Quad ARM Cortex A9 processor at 1GHz per core 1GByte of 64-bit wide DDR3 @ 532MHz UART, USB, Ethernet, CAN, SATA, SD, JTAG, I2C Three Display Ports (RGB, LVDS
More informationAN10850. LPC1700 timer triggered memory to GPIO data transfer. Document information. LPC1700, GPIO, DMA, Timer0, Sleep Mode
LPC1700 timer triggered memory to GPIO data transfer Rev. 01 16 July 2009 Application note Document information Info Keywords Abstract Content LPC1700, GPIO, DMA, Timer0, Sleep Mode This application note
More informationSingle Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers
Freescale Semiconductor Application Note Document Number: AN4836 Rev. 1, 07/2014 Single Phase Two-Channel Interleaved PFC Operating in CrM Using the MC56F82xxx Family of Digital Signal Controllers by Freescale
More informationData Transfer between Two USB Flash SCSI Disks using a Touch Screen
Data Transfer between Two USB Flash SCSI Disks using a Touch Screen Anurag A. Chakravorty #1, Raghwendra J. Suryawanshi *2, # Bachelor of Engineering, Department of Information Technology, Matsyodari Shikshan
More informationBuilding Blocks for PRU Development
Building Blocks for PRU Development Module 1 PRU Hardware Overview This session covers a hardware overview of the PRU-ICSS Subsystem. Author: Texas Instruments, Sitara ARM Processors Oct 2014 2 ARM SoC
More informationDevelopment of Embedded Board for OMAP4460
Development of Embedded Board for OMAP4460 Subodh Raj M S 1, Rajesh M 2 M.Tech Student, Embedded Systems Group, NIELIT, Kozhikode, Kerala, India 1 Scientist/ Engineer-C, Embedded Systems Group, NIELIT,
More informationArchitekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen. Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik
Architekturen und Einsatz von FPGAs mit integrierten Prozessor Kernen Hans-Joachim Gelke Institute of Embedded Systems Professur für Mikroelektronik Contents Überblick: Aufbau moderner FPGA Einblick: Eigenschaften
More informationVon der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor
Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW
More informationVideo/Cameras, High Bandwidth Data Handling on imx6 Cortex-A9 Single Board Computer
Video/Cameras, High Bandwidth Data Handling on imx6 Cortex-A9 Single Board Computer The SBC4661 is a powerful 1 GHz Quad Core Cortex-A9 with multiple video ports, quad USB3.0 and dual GigE Ethernet. Using
More informationUSB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller
USB 3.0 Connectivity using the Cypress EZ-USB FX3 Controller PLC2 FPGA Days June 20, 2012 Stuttgart Martin Heimlicher FPGA Solution Center Content Enclustra Company Profile USB 3.0 Overview What is new?
More informationSEC2410/SEC4410 HS Endpoint Processor with USB 2.0, Smart Card, & FMC for Secure Token & Storage
SEC2410/SEC4410 HS Endpoint Processor with USB 2.0, Smart Card, & FMC for Secure Token & Storage PRODUCT FEATURES Data Brief General Description The SMSC SEC2410/SEC4410 are USB 2.0 compliant, hi-speed
More informationGecko. Energy-friendly microcontrollers for the IoT. Gecko MCUs Complete portfolio of energyfriendly 32-bit microcontrollers PRODUCT SELECTOR GUIDE
Gecko MCUs Energy-friendly microcontrollers for the IoT PRODUCT SELECTOR GUIDE Gecko MCUs Complete portfolio of energyfriendly 32-bit microcontrollers www.silabs.com/efm32 Smart. Connected. Energy-Friendly.
More informationJava Embedded Applications
TM a One-Stop Shop for Java Embedded Applications GeeseWare offer brings Java in your constrained embedded systems. You develop and simulate your Java application on PC, and enjoy a seamless hardware validation.
More informationFLYPORT Wi-Fi 802.11G
FLYPORT Wi-Fi 802.11G System on module 802.11g WIFI - Infrastructure mode - softap mode - Ad hoc mode Microchip PIC 24F 16 bit processor Microchip MRF24WG0MA/MB - Native WiFi 802.11g transceiver - PCB
More informationBEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA AGENDA INTRO TO BEAGLEBONE BLACK HARDWARE & SPECS CORTEX-A8 ARMV7 PROCESSOR PROS & CONS VS RASPBERRY PI WHEN TO USE BEAGLEBONE BLACK Single
More informationTutorial for MPLAB Starter Kit for PIC18F
Tutorial for MPLAB Starter Kit for PIC18F 2006 Microchip Technology Incorporated. All Rights Reserved. WebSeminar Title Slide 1 Welcome to the tutorial for the MPLAB Starter Kit for PIC18F. My name is
More informationSBC8100 Single Board Computer
SBC8100 Single Board Computer TI OMAP3530 Processor based on 600MHz ARM Cortex-A8 core (for SBC8100) TI DM3730 Processor based on 1GHz ARM Cortex-A8 core (for SBC8100 Plus) Flexible Design with a Tiny
More informationA case study of mobile SoC architecture design based on transaction-level modeling
A case study of mobile SoC architecture design based on transaction-level modeling Eui-Young Chung School of Electrical & Electronic Eng. Yonsei University 1 EUI-YOUNG(EY) CHUNG, EY CHUNG Outline Introduction
More informationDesign of a High Speed Communications Link Using Field Programmable Gate Arrays
Customer-Authored Application Note AC103 Design of a High Speed Communications Link Using Field Programmable Gate Arrays Amy Lovelace, Technical Staff Engineer Alcatel Network Systems Introduction A communication
More informationHello, and welcome to this presentation of the STM32 SDMMC controller module. It covers the main features of the controller which is used to connect
Hello, and welcome to this presentation of the STM32 SDMMC controller module. It covers the main features of the controller which is used to connect the CPU to an SD card, MMC card, or an SDIO device.
More informationA 5 Degree Feedback Control Robotic Arm (Haptic Arm)
A 5 Degree Feedback Control Robotic Arm (Haptic Arm) 1 Prof. Sheetal Nirve, 2 Mr.Abhilash Patil, 3 Mr.Shailesh Patil, 4 Mr.Vishal Raut Abstract: Haptics is the science of applying touch sensation and control
More informationSystem-on-a-Chip with Security Modules for Network Home Electric Appliances
System-on-a-Chip with Security Modules for Network Home Electric Appliances V Hiroyuki Fujiyama (Manuscript received November 29, 2005) Home electric appliances connected to the Internet and other networks
More informationUSB OTG and Embedded Host. 2008 Microchip Technology Incorporated. All Rights Reserved. Slide 1
USB OTG and Embedded Host 2008 Microchip Technology Incorporated. All Rights Reserved. Slide 1 Topics Nomenclature USB Universe USB OTG versus Embedded Host USB Embedded Host USB On-The-Go USB OTG Device
More informationAm186ER/Am188ER AMD Continues 16-bit Innovation
Am186ER/Am188ER AMD Continues 16-bit Innovation 386-Class Performance, Enhanced System Integration, and Built-in SRAM Problem with External RAM All embedded systems require RAM Low density SRAM moving
More informationSystem Considerations
System Considerations Interfacing Performance Power Size Ease-of Use Programming Interfacing Debugging Cost Device cost System cost Development cost Time to market Integration Peripherals Different Needs?
More informationAN3252 Application note
Application note Building a wave generator using STM8L-DISCOVERY Application overview This application note provides a short description of how to use the STM8L-DISCOVERY as a basic wave generator for
More informationES_LPC4357/53/37/33. Errata sheet LPC4357/53/37/33. Document information
Rev. 1.1 8 August 2012 Errata sheet Document information Info Keywords Abstract Content LPC4357FET256; LPC4357FET180; LPC4357FBD208; LPC4353FET256; LPC4353FET180; LPC4353FBD208; LPC4337FET256; LPC4337FET180;
More informationMONOCHROME RGB YCbCr VIDEO DIGITIZER
Active Silicon SNAPPER-PMC-8/24 MONOCHROME RGB YCbCr VIDEO DIGITIZER High quality analogue video acquisition board with square pixel sampling for CCIR, EIA (RS-170) standards, and nonstandard video formats.
More informationWireless Microcontrollers for Environment Management, Asset Tracking and Consumer. October 2009
Wireless Microcontrollers for Environment Management, Asset Tracking and Consumer October 2009 Jennic highlights Jennic is a fabless semiconductor company providing Wireless Microcontrollers to high-growth
More informationSmartphone Quick-Jack Solution FASTER TO PRODUCT FASTER TO MARKET
Smartphone Quick-Jack Solution FASTER TO PRODUCT FASTER TO MARKET Are You Are You A Smartphone App Developer looking for an easy a way to Or An End-Product Designer looking for a simple way to Incorporate
More informationPAC52XX Clock Control Firmware Design
APPLICATION NOTE PAC52XX Clock Control Firmware Design TM Marc Sousa Senior Manager, Systems and Firmware www.active-semi.com Copyright 2014 Active-Semi, Inc. TABLE OF CONTENTS APPLICATION NOTE... 1 Table
More informationSTM8L151x4, STM8L151x6, STM8L152x4, STM8L152x6
STM8L151x4, STM8L151x6, STM8L152x4, STM8L152x6 8-bit ultra-low-power MCU, up to 32 KB Flash, 1 KB Data EEPROM, RTC, LCD, timers, USART, I2C, SPI, ADC, DAC, comparators Datasheet - production data Features
More informationOLED into Mobile Main Display
OLED into Mobile Main Display Author: Jack Tsang Title: Senior Product Marketing Engineer Company: Solomon Systech Limited Introduction A decade after the Electro-luminescent (EL) effect was first discovered,
More informationThe I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual. 14.10.2010 HAW - Arduino 1
The I2C Bus Introduction The I2C-bus is a de facto world standard that is now implemented in over 1000 different ICs manufactured by more than 50 companies. Additionally, the versatile I2C-bus is used
More informationHi3520D H.264 Codec Processor. Brief Data Sheet. Issue 02. Date 2013-04-03
Brief Data Sheet Issue 02 Date 2013-04-03 . 2013. All rights reserved. No part of this document may be reproduced or transmitted in any form or by any means without prior written consent of HiSilicon Technologies
More informationRaspberry Pi. Hans- Petter Halvorsen, M.Sc.
Raspberry Pi Hans- Petter Halvorsen, M.Sc. Raspberry Pi 2 https://www.raspberrypi.org https://dev.windows.com/iot Hans- Petter Halvorsen, M.Sc. Raspberry Pi 2 - Overview The Raspberry Pi 2 is a low cost,
More informationFigure 1. STM32F429 Discovery board: STM32F429I-DISCO
User manual Getting started with the STM32F429 Discovery kit Introduction This document describes the software, firmware and hardware environments and development recommendations required to build an application
More informationMicrotronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
More informationAN3371 Application note
Application note Using the hardware real-time clock (RTC) in STM32 F0, F2, F3, F4 and L1 series of MCUs Introduction Note: A real-time clock (RTC) is a computer clock that keeps track of the current time.
More informationAdding WiFi to Your Embedded System. WPG Americas & Gainspan Titus Wandinger (WPG) & Su Li (Gainspan) April 23, 2013
Adding WiFi to Your Embedded System WPG Americas & Gainspan Titus Wandinger (WPG) & Su Li (Gainspan) April 23, 2013 Your partners for Embedded Wi-Fi Multi Market Leader 32 bit ARM MCU Leader Ultra low
More information