Realization of Continuously Backed-up RAMS for High-Speed Database Recovery

Size: px
Start display at page:

Download "Realization of Continuously Backed-up RAMS for High-Speed Database Recovery"

Transcription

1 Realization of Continuously Backed-up RAMS for High-Speed Database Recovery Yahiko KAMBAYASHI+ Hiroki TAKAKURA* +Integrated Media Environment Experimental Laboratory Faculty of Engineering Kyoto University Yoshidahonmachi Sakyou-ku Kyoto 606, JAPAN *Department of Computer Science and Communication Engineering Faculty of Engineering Kyushu University Hakozaki, Higashi-ku, Fukuoka 812 JAPAN Abstract In order to realize high performance database systems, it is very much important to develop a method for high-speed backup as well as method to realize high-speed database operations. Although semiconductor memory is getting less expensive, disks are still important to realize reliable large database systems due to their characteristics; low cost, large capacity and nonvolatileness. If system down or power failure occurs, main memory data may be lost. To avoid losing data, battery backup memories and battery backup disks are usually used. This method, however, still has problems, since each data item is not duplicated. Some system fault may change data in main memory, which cannot be recovered. If all the contents of a main memory at a certain time are stored in disks, high-speed recovery can be achieve using sequential. Continuously backed-up RAMS are designed for such a purpose. Dual-port-RAMS developed for video display systems are good candidates to realize such systems, since sequential backup can be realized simultaneously with normal read/write operations. As we can show that currently available dual-port-rams are not sufficient for our purpose, we have designed continuously backed-up RAMS using conventional RAMS. Two-plane backup RAMS and double buffer backup RAMS are designed and effectiveness of these approaches is examined by actually developing hardwired circuits. Since to realize the whole main memory by continuously backed-up RAMS is not realistic, we propose a memory system consisting of continuous backedup RAMS and conventional RAMS. High-speed recovery can be achieved by storing hotspot data (data which are modified frequently) in continuously backed-up RAMS. discussed. DATABASE SYSTEMS FOR ADVANCED APPLICATIONS 91 Ed. A. Scientific Publishing Co. 1 Introduction As demands for new application areas of database systems are increasing, development of high performance reliable database systems is very much important. Wide variety of research to achieve high performance are conducted, such as realization of high-speed operations, database machines, main memory database systems, concurrency control mechanisms and parallel/distributed database processing. This paper deals with another important problems ; high-speed recovery. For example, in transaction processing systems it is required to achieve short processing time as well as very short recovery time. A concept of continuously backed-up RAMS is introduced which can realize low overhead backup operations as well as high-speed recovery, using sequential es of disks in stead of a number of direct es. We first designed a system using dual-port-drams developed for video display systems. Contents of such RAMS can be sequentially ed during normal read/write operations. We can use a sequential port for backup operations. As discussed in Section 3.2, currently available dual-port-drams for NTSC TVs are not sufficient for our purpose. We believe, however, that even by the current VLSI technology we can develop dual-port-drams suitable for database systems. As consumer electronics have much bigger market than computer components, we can utilize dual-port-drams for the next generation high resolution TV to realize database systems economically. Discussions on such cases are also shown. In order to prove the effectiveness of continuously backedup RAMS, we have developed such a system using conventional RAMS. We designed two methods, two-pla.ne backup RAMS and double buffer backup RAMS. The former requires twice of memory elements but recovery process can be simplified. The latter corresponds to a hardware realization of the double buffer mechanism. As it requires very little additional memory elements, it is a practical method until dual-port-drams with large sequential buffer become available. Experiments shows feasibility of this approach. We need to develop recovery mechanisms for double buffer backup RAMS, since main memory contents are divided into several blocks and contents of different blocks are transmitted to disks at different time. As to realize a main memory database 236

2 system using continuously backed-up RAMS is not realistic, we also have to use conventional RAMS for main memory. In highspeed database systems it is said that a part of data (for example, 10 percent) is used very much frequently (for example, SO percent of updates are performed on such data). We think such hotspot data should be stored in continuously backed-up RAMS. Since recovery process can be realized by sequential for disks, recovery for hotspot data is realized in a short time. Recovery for non-hotspot data should be done when the data are required, so that we can restart the system right after recovery of the hotspot data only. In this way we can achieve high-speed recovery. 2 Basic Concepts In this section we will discuss necessary concepts.. Hot spot data The of database systems may concentrate in very small part of data. In typical database systems, it is known that about SO percent of concentrates in about 10 percent of database (SO-10 rule). Such data are called hotspot data.. Main memory database systems As the cost for semiconductor memory is getting lower, database systems whose main memory contains the whole database data are developed. Some critical data may be stored battery backup memory. Since to secondary storage is not required, such main memory database system attain high performance. In order to realize reliable systems, we still need disks due to their non-volatile property, since battery backup memory may have some trouble. l Commit A unit of operations to perform one job is called a transaction. By the commit operation of a transaction, data modified by the transaction are transmitted to disks. This operation may require some number of disk. In order to improve the efficiency a group commit method was introduced, where a commit operation is performed after completion of several transactions. Performance improvement is achieved by the reduction of the number of disk es, since more than one direct can be merged as one sequential.. Backup and recovery Backup operations for main memory are required to protect data from accidents which erase data in the main memory. There are the following three kinds of data required to realize recovery of main memory data after accidents. 1. Contents of main memory at a certain time (called checkpoint time). 2. Log of database operations after the latest checkpoint time. The possible latest contents of main memory should be calculated using (1) and (2) for recovery process. For large main memory we may have more than one checkpoint time [EIC88] [HAG86], which makes recovery process complicated. 3. Log disk Figure 1: The hardware structure Assumption on accidents In this paper, we consider only the case that we lose main memory data by some reason. We assume that we can recover from the database destruction of disk crush. Conventional backup mechanisms for disks are assumed to be used. Continuous Backup Using Dual- Port-RAM In this section, we discuss the organization of a backup system and its hardware structure utilizing dual-port-rams. 3.1 Organization of a backup system In order to realize a high performance system it is required to develop a backup/recovery mechanism satisfying the following requirements I. Very low overhead to get backup data 2. High speed. recovery To achieve (1) we will use dual-port-rams or memories with similar nature in order to realize backup process and read/write operations simultaneously such a memory is called continuously backed-up RAM. Sequential to disks will reduce time to use disks. We use sequential for backup process as well as recovery process. This makes recovery time very short. As the whole main memory may not be able to be realized by such continuously backed-up RAM, we will use conventional RAMS as well. In such a case we that hotspot data are stored in continuously backed-up RAMS. The hardware organization of the backup system is shown in Figure 1. The system consists of four blocks ; backup and recovery management block (BRM), database storage block (DS) in where hotspot data are stored, database management block (DM), and log management block (LM). 3.2 Dual-port-RAM To realize a backup system, dual-port-ram seems to be promising. Dual-port-RAM has two I/O ports, and its structure is shown in Figure 2. It can be regarded as a conventional RAM with another port, from which contents of RAM can be retrieved while the RAM is used. Depending on the technology used, it is classified into dual-portsram (static RAM) and dual-port- DRAM (dynamic RAM). The capacity of DRAM is bigger than that of SRAM. Basically, dual-port-dram consists of a serial port register and conventional DRAM. At a time data in 237

3 random port bit 33.3msec serial port column address (a) NTSC IMbit DRAM has four memory cells Figure 2: The structure of a d&port-dram 33.3msec 29, 6bsec scan line > 1125 line Dual-Part-DRAM V Figure 4: Examples (b) HDTV of one frame of NTSC and HDTV (a) Normal Dual-port-DRAM (b) Backup BRM Backup disk Figure 3: Dual-port-DRAM backup system one selected row are transmitted to the data register and the contents of register can be retrieved sequentially. We can use random port independently of the to serial port, except for the row whose data are under transmission to the data register. In the case of a 1 Mbit dual-port-dram, there are four 512 bits x 512 bits RAMS. Each IOW consists of 512 bits and there are 512 such rows. 4 bits can be ed parallely. In order to read all the contents in the RAM we need to the serial port for 512 times. It is enough for the application to conventional TV, but it may be too slow for database applications as discussed later. In the caee of dual-port-sram, the two random ports can be ed independently. The largest dual-port-sram available in the market currently is only 16 kbits, which is too small for database applications. In a backup system, we use a random port as an conventional main memory, and retrieve the backup data sequentially from the serial port. As normal shown in Figure 3(a), DM es a random port. During backup shown in Figure 3(b), DM es a random port, too. When BRM es serial port, one row data are transmitted from memory cells to serial port registers. After that, BRM starts to transmit the data to a disk. The advantage of this method is that DM must wait only when data are transmitted from memory cells to registers. The disadvantage is that we need a lot of checkpoints for recovery operations, i.e., the number of rows. For example, we need at least 512 data transmissions for 1 Mbit dual-port-dram. If there exist many checkpoints, BRM sends to LM many logs which have the information about backup data. This increase the overhead of log management. For example, we assume that disk data transmit speed is 800[nsec/byte], and that a main memory is organized every 4 Mbytes block (each block uses 32 dual-port-drams and lbyte consists of 2 DRAMS). We also assume that backup operations are performed in every block and that transmit operation from memory cell to register are done in all 32 DRAMS at one time. BRM send logs to LM every 6.6[msec] (= 800[nsec/byte] x 512[byte] x 16). We must take 512 logs per 6.6[msec]. Dual-port-DRAM is somewhat costly and cycle of its random port is slower than conventional DRAM, since it is developed for video memory. Current dual-port-rams cannot be used for backup systems, but dual-port-rams for high definition TV can be used for such purposes by the following reasons. In the case of an NTSC interlace scanning television system for which currently available dual-port-rams are used, one frame is constructed in 33.3[msec] (= [Hz]) and has 525 scan lines. It takes 63.5[psecj (= 33.3[msec] + 525) to scan one line. The effective scan line is 80 percent of one line and one scan line has 512 pixels (serial port register has 512 bits). The read cycle of a memory is 63.5[psec] x 0.8 e-512 = loo[nsec]. We must use RAM whose read cycle is under loo[nsec]. On the other hand, read cycle of one serial port is 40 to 6O[nsec/bit]. Therefore, we can use dual-port-dram for video memory without conventional method such as shift registers for a frame memory which utilizes conventional RAMS. Although dual-port-dram is useful for video memory, we cannot use our backup system since the capacity of its serial port register is too small. In case of HDTV(High Definition Television), we assume that one frame is constructed in 33.3[msec] and has 1125 scan lines, and that one scan line has 1333 pixels (total n,umber of pixels for one frame is : 1333 x 1125) by Japanese NHK standard: We must use RAM whose read cycle of serial port ( is under 17.8[nsec]. This means that dual-port-dram needs to have faster serial port. Although read cycle of serial port becomes faster, disk data transmission speed is not 238

4 Backup-d<sk (4 N ormal (a) Normal DM L--J Backup disk (b) --._ DM (b) transmit - =r 4iffer memory plane R / I Backup disk (c) transmit BackuT-disk Figure 5: Two-plane backup system fast enough. To deal with such large data quickly without conventional method, dual-port-dram needs faster random port and larger serial port register : e.g bits to 1333 pixels. When the capacity of serial port register became larger, we can reduce the number of logs which have the information about backup data. If dual-port-dram is developed for such a purp9e, we can organize our backup system easily. We believe that even by the current technology, dual-port-ram suitable for backup memory can be designed. We should, however, use mass produced products in order to reduce costs. 4 RAM Based Continuously Backed-up Memory As discussed in the previous section, current dual-port-rams are not suitable for our purpose, we will design a memory system with a similar function using conventional RAMS 4.1 Two-plane backup The system, shown in Figure 5, uses memory plane (MP) and backup memory plane (BUMP). In normal shown in Figure 5(a), DM es both MP and BUMP. Both MP and BUMP store identical data. During backup shown in Figure 5(b), DM remains to MP and BRM es BUMP in order to back up the BUMP data to the backup disk. Although this backup requires a little time, the data of MP and these of BUMP may become different after the backup. Thus, we must transmit the data from MP to BUMP, as shown in Figure 5(c) in order to make the both contents identical. At the same time, DM also es both MP and BUMP, since database processing (c) Backup Figure 6: Double buffer backup system continues. The data transmit between MP and BUMP influences the speed of DM. The advantage of this system:is that only one checkpoint time exists so that we can recover from accidents easily. The disadvantage is, powever, that this system needs twice of memories, compared with a conventional system. 4.2 Double buffer backup Since the two-plane backup system requires too much memory, we have designed a double buffer backup system which simulate a dual-port-dram. As shown in Figure 6, it corresponds io a hardware realization of a double buffer method. In our system, a memory plane consists of 1 Mbyte DRAM module which consists of eight I-Mbit-DRAMS, where one module has two buffers, and each buffer consists of 32-kbytes-SRAMs. The double buffers are controlled by hardware. As normal shown in Figure 6(a), DM es a memory plane. Before backup starts, a part of data are transferred from memory plane to one buffer, as shown in Figure 6 (b). After data transmission, BRM es the buffer in order to back up the buffer data to backup disk. At the same time, another part of data are transferred from a memory plane to the other buffer, as shown Figure 6(c). These operations are repeated until the backup finishes. The advantage of this system is that the cost is the minimum among the three, since the capacity of this system is times as large as that of conventional system. There exist 32 checkpoints.which are much fewer than dual-port-dram. As discussed in Section 3.2, BRM send logs to LM every 105[msec] (= 800[nsec/byte] x 32[kbyte] x 4). We must take 32 logs per 105[msec]. In this system, most of memory data ate transferred while data are backed up. The disadvantage is that the control is somewhat difficult, because the backup data cannot transmit from memory plane to buffer at one time as dual-port-dram does _.- --_ ^....r-& r-j, _^ _-._ -.

5 Figure 8: Main memory organization (a) Normal (b) Backup Figure 7(b), we select a request from DM as a trigger, and then we cannot see any signals of backup because of asynchronous. In Figure 7(c), we can see all signals. Because DM and transmit are done synchronously. If both DM and BRM request at same time, either DM or BRM is waited until the other request ends. We estimate the working time of our system by these results. In this paper, we assume that our system has 16Mbytes continuously backed-up main memory which are divided into 4 Mbytes blocks, that the time of data transmission from memory to disk is SOO[nsec], and that disk response time is 20[msec]. Every 4 Mbytes part of the main memory works parallely. The total time to back up 4Mbytes data is 4[Mbyte] x SOO[nsec/byte] + 2O[msec] N 3.4[sec] During transmission, we assume that the data are transmitted by 2 bytes units. If DM es a main memory uniformly, the average transmit cycle is 650[nsec]l. The time required to transmit 4 Mbytes data is i[mbyte] x 650[nsec/byte] N 1.4[sec] (c) transmit Figure 7: The results of testing a prototype circuit 4.3 Experimental results We have developed a prototype system using conventional RAMS which is introduced in subsection 4.1. The capacity of memory plane is 128 kbytes. The results are shown in Figure 7 and Table 1. In Figure 7(a), a request of is sended from DM to DS and then an acknowledgment of this request is sended from DS to DM. This result shows normal. In Figure 7(b), a request of is sended from DM to DS and then an acknowledgment of this request is sended from DS to DM. This is the same as Figure 7(a). It is, though, different that a request of is sended from BRM to DS and an acknowledgment is sended from DS to BRM. DM and BRM are sended asynchronously and acknowledgments of these are also sended asynchronously. In mode normal transmit backup time [nsec] cvcle lnsecl Table 1: Time required to perform operations in the prototype system This data transmit time is smaller than backup time. Thus if we use double buffer backup, we need not consider the data transmit time. We discuss the comparison of our backup system with other conventional backup systems in section 6. 5 Organization of Database Systems Utilizing Continuously Backed-up RAMS 5.1 Main memory organization In conventional main memory database systems, updated data are written in database disks, not distinguishing hotspot data from non-hotspot data, in order to recover from accidents. To overcome disk delay, many systems uses buffers, disk array etc. These devices are efficient if write rate is not so high. There are, however, database machines of high write rate. In transaction processing systems, the requests of write occur frequently. If we use such high write rate systems, the buffer may frequently overflow and cannot recover from overflow in a short time. Read must be delayed for long time until at least one write ends. Because disk response time of random is far slower than CPU speed : e.g., about a hundred The probability that one memory block is ed is about 0.25.Thus average time is 950[nsec] x [nsec] x (l-0.25) = 650[nsec] 240

6 hatspat data non hotspot data accident I +-time happen Figure 9: Different status for hotspot data and non-hotsp data ot j %, 27FFFF, time Figure 10: Backward search thousand times slow, such systems cannot utilize the efficiency number of 104s T ia of main memory database enough and may be not different from disk-based database. If some parts of main memory are realized by battery backup RAM and/or EEPROM (electronically erasable programmable 1 / [B, 27FFFF, U- no u.pdate ROM), we can write updated data to such memory part to im- At ime prove reliability. Although battery backup RAM is very efficient and easy to realize, it cannot be so safe as disks since the data Figure 11: Recovery operations stored in RAM may be modified by accidents OP due to the life of the batteries. Because the time of EEPROM is much [B, O IFFFF, means that main memory data from slower than RAM, EEPROM reduces efficiency of a main mem- to OPFFFF are backed up at this time and last transaction ID ory. is The type 3 log shows that transaction Tid begins at We need the database systems which are not influenced by this time. Finally, the type 4 log shows that transaction Tid disk, battery backup, or EEPROM. As discussed in Section 3.1, terminates at this time. we distinguish hotspot data from non-hotspot data. Hotspot data cannot write in database disk because random of hotspot data cause a buffer overflow even if very large buffer is used. 5.3 Recovery operation We write all hotspot data from top to bottom address in backup In conventional systems, recover from accidents takes long time, disks which are used to store hotspot data exclusively. Because of because all operations which were not reflected in disks are resequentially write, we can neglect the response time, as discussed done immediately after accidents and these operations need many in Section 4.3. random disk es in order to keep consistency of all data. As The main memory organization is shown in Figure 8, where an alternative to this, we do recovery operations for hotspot data non-hotspot data or temporary data are stored in regular main immediately by sequential, and for non-hotspot data at the memory and are transmitted to database disks after commit. time when these operations are needed. The operation to recover Hotspot data are stored in main memory with continuously hotspot data requires time much less than that of conventional backed up system, DS, which is discussed in Sections 3 and 4. system. 5.2 Type of log information Recovery process for hotspot data is as follows. At first, we transmit the backup data from the backup disk to DS. At the same time, we write the log which have been left in the buffers In our system, hotspot data are written in backup disk periodisince accident happened into log disk. Next, we search the logs cally and non-hotspot data are written in database disk at every backward and check type 4 log, [Z id, E], to set a bit of a bitmap commit operation of a transaction. Since the time when data are backed up is different for each kind of data as shown in Figure 9, the recovery operations for both data are not simple. We need to get the hotspot data states just before accident happened. In our system, we use the log of the following four types. l type 1 log : [ I id, M, Ad, Vail, Va/2] l type 2 log : [B, Ad,Tid] 0 type 3 log : [Tid,S] l type 4 log 1 [Tid,E] The type 1 log shows that transaction whose ID is I id updates the data of address Ad from Vail to Va12 and M is the byte length of updated data. Transaction ID is given in order. The type 2 log shows that data of address Ad mark begin to he backed up at this time and the last transaction ID is Tid. For example, on until the type 2 log, [B,Ad], appears twice. For example, as shown in Figure 10, we begin reading logs backward. Type 2 log, [B, 27FFFF, OOA9], appears at first. We continue to read, then logs and type 2 log, [B, IFFFFF,0067], [B, I7FFFF,OO5B],... appear one after another. When type 4 log [OOAl,E] appears, we set a bit of the transaction OOAI in bitmap 1. At last, we find type 2 log, [B,27FFFF,0007], again. When the identical type 2 log appears, we can read logs forward. Transactions which began before the checkpoint and ended between the checkpoint and accident time may exist. In such a case, we check type 2 log [B, 17FFFF,0007]. We read bitmap between transaction ID=0007 and the last ID at the time when accident happened. When we find out that T&$ s bit is 0, we must undo operations which this transaction has done before the checkpoint [B, 27FFFF, 0007) Then we can begin to read logs forward. As shown in Figure 11, when the type 1 log, [T& M, Ad, Vail, VU/~], appears, we read Tid of type 1 log and check the bitmap. If the 241

7 bit fo; Tid is l, the data is updated. If the bit is O, the data isn t updated. These operations are done until the logs run out. These operations do not recov& the data which were updated by non-terminated tra&.actions. If recovery of such data is recjuired, we need not check a bitmap and would recover with all type 1 logs. 6 Comparison with Other Methods In this section, we discuss the efficiency of our backup system comparing with other methods. 6.1 Comparison with the shadow paging method Using similar analysis which we discussed in subsection 4.3, analysis of random backup is as follows. We assume that one page consists of 1 kbyte and backup is random write to database disk. This system takes (l[kbyte] x 80O[nsec/byte] -t 20[msec]) x lb[mbyte] 1 [kbyte] cz 341[sec] The result shows that our backup system is more effective than random backup, as far as backup time is concerned. To avoid random, shadow paging [SON871 is presented. In shadow paging, backup data are written in database disks behind usual read or write. This strategy makes scheduler overhead become larger unless effective scheduler is introduced, and makes throughput of a database system become worse. Our backup system writes backup data in backup disks using hardware controlled scheduler (logic circuit). This scheduler little affects usual scheduler which controls normal read or write to database disks. 6.2 Comparison with the safe RAM method The backup systems introduced here can be used as Safe RAM [COP89]. Safe RAM consists of memory and disk with battery backup. Reliable writes are written in Safe RAM and are stored from Safe RAM to disk with background operations. When accidents happen, reliable writes begin to store from Safe RAM to battery operated disk. Safe RAM is classified into the Separate Safe and Integrated Safe. Separate Safe consists of a main memory, RAM which is separate from a main memory, and disk. RAM and disk are backed up by battery. Integrated Safe consists of a main memory, which is treated as Safe, and disk. All memories and disk are backed up by battery. Although our backup systems are similar to Separate Safe, efficiency of recovery is very much different. Both write updated data into a disk in background. Safe RAM uses a database disk, which is also ed by main memory, in order to reflect reliable writes into a disk and Safe RAM requires random. Since disk determines the processing time, the response time can be very long. In contrast to this, our system uses a backup disk which is only for backup and is ed sequentially. Because of the sequential, our system needs less buffer size than Safe RAM (in the case of the double buffer backup) and takes less time in order to write data into backup disk. At recovery, Safe RAM takes more time than our sequential backup systems. Because Safe RAM must recover main memory data from database disk with random. But our systems read from backup disk sequentially for hotspot data. 7 Concluding Remarks In this paper, we have shown backup systems for main memory database systems. Since such a system is still expensive, we recommend to use it for frequently updated data, i.e. hotspot data. We discuss three types of backup systems ; using dualport-dram, two-plane backup, and double buffer backup. These systems execute sequential backup of main memory data into a backup disk. Current dual-port-dram is not useful, due to the cost, time, and the size of serial port registers. If more useful dual-port-drams such as these for HDTV are developed, they can be utilized. Recovery operations against accidents are also discussed. These operation are shown to be more effective than those for conventional systems for hotspot data. The case when hotspot data change due to the usage change is not considered in this paper. Acknowledgment The authors thank Mr. Keizo Saisho at Kyushu University and Mr. Chiaki Nakamura at Nagasaki University for helpful discussions. The authors thank Mr. Martin Santavy for correcting English of this paper. This work is supported in part by the Science Foundation Grant of the Ministry of Education and Culture in Japan. References [COP891 [EIC88] [HAG861 [SON871 G.Copeland, T.Keller, R.Krishnamurthy, M.Smith, The Case For Safe RAM, Proceedings of the Fifteenth International Conference on Very Large Data Base, Amsterdam, The Netherlands, August, 1989, pp M.H. Eich, MARS : The Design of a Main Memory Database Machine, Database Machines aud Knowledge Base Machines, Kluwet Academic Publishers, 1988, pp R.B.Hagmann, A Crash Recovery Scheme for a Memory-Resident Database System, IEEE Trans. on Computers, Vol. C-35, No.9, September, 1986, pp S.H.Son, A Recovery Scheme for Database Systems with Large Main Memory, COMPSAC, Tokyo, Japan, 1987 pp

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ

NAND Flash FAQ. Eureka Technology. apn5_87. NAND Flash FAQ What is NAND Flash? What is the major difference between NAND Flash and other Memory? Structural differences between NAND Flash and NOR Flash What does NAND Flash controller do? How to send command to

More information

Computer Systems Structure Main Memory Organization

Computer Systems Structure Main Memory Organization Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory

More information

Memory Basics. SRAM/DRAM Basics

Memory Basics. SRAM/DRAM Basics Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for

More information

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1

Module 2. Embedded Processors and Memory. Version 2 EE IIT, Kharagpur 1 Module 2 Embedded Processors and Memory Version 2 EE IIT, Kharagpur 1 Lesson 5 Memory-I Version 2 EE IIT, Kharagpur 2 Instructional Objectives After going through this lesson the student would Pre-Requisite

More information

technology brief RAID Levels March 1997 Introduction Characteristics of RAID Levels

technology brief RAID Levels March 1997 Introduction Characteristics of RAID Levels technology brief RAID Levels March 1997 Introduction RAID is an acronym for Redundant Array of Independent Disks (originally Redundant Array of Inexpensive Disks) coined in a 1987 University of California

More information

Remote Copy Technology of ETERNUS6000 and ETERNUS3000 Disk Arrays

Remote Copy Technology of ETERNUS6000 and ETERNUS3000 Disk Arrays Remote Copy Technology of ETERNUS6000 and ETERNUS3000 Disk Arrays V Tsutomu Akasaka (Manuscript received July 5, 2005) This paper gives an overview of a storage-system remote copy function and the implementation

More information

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory

ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory ADVANCED PROCESSOR ARCHITECTURES AND MEMORY ORGANISATION Lesson-17: Memory organisation, and types of memory 1 1. Memory Organisation 2 Random access model A memory-, a data byte, or a word, or a double

More information

Chapter 14: Recovery System

Chapter 14: Recovery System Chapter 14: Recovery System Chapter 14: Recovery System Failure Classification Storage Structure Recovery and Atomicity Log-Based Recovery Remote Backup Systems Failure Classification Transaction failure

More information

CHAPTER 7: The CPU and Memory

CHAPTER 7: The CPU and Memory CHAPTER 7: The CPU and Memory The Architecture of Computer Hardware, Systems Software & Networking: An Information Technology Approach 4th Edition, Irv Englander John Wiley and Sons 2010 PowerPoint slides

More information

Chapter 2: Computer-System Structures. Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture

Chapter 2: Computer-System Structures. Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture Chapter 2: Computer-System Structures Computer System Operation Storage Structure Storage Hierarchy Hardware Protection General System Architecture Operating System Concepts 2.1 Computer-System Architecture

More information

File System & Device Drive. Overview of Mass Storage Structure. Moving head Disk Mechanism. HDD Pictures 11/13/2014. CS341: Operating System

File System & Device Drive. Overview of Mass Storage Structure. Moving head Disk Mechanism. HDD Pictures 11/13/2014. CS341: Operating System CS341: Operating System Lect 36: 1 st Nov 2014 Dr. A. Sahu Dept of Comp. Sc. & Engg. Indian Institute of Technology Guwahati File System & Device Drive Mass Storage Disk Structure Disk Arm Scheduling RAID

More information

With respect to the way of data access we can classify memories as:

With respect to the way of data access we can classify memories as: Memory Classification With respect to the way of data access we can classify memories as: - random access memories (RAM), - sequentially accessible memory (SAM), - direct access memory (DAM), - contents

More information

RAM & ROM Based Digital Design. ECE 152A Winter 2012

RAM & ROM Based Digital Design. ECE 152A Winter 2012 RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in

More information

Input / Ouput devices. I/O Chapter 8. Goals & Constraints. Measures of Performance. Anatomy of a Disk Drive. Introduction - 8.1

Input / Ouput devices. I/O Chapter 8. Goals & Constraints. Measures of Performance. Anatomy of a Disk Drive. Introduction - 8.1 Introduction - 8.1 I/O Chapter 8 Disk Storage and Dependability 8.2 Buses and other connectors 8.4 I/O performance measures 8.6 Input / Ouput devices keyboard, mouse, printer, game controllers, hard drive,

More information

1. Memory technology & Hierarchy

1. Memory technology & Hierarchy 1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency

More information

PIONEER RESEARCH & DEVELOPMENT GROUP

PIONEER RESEARCH & DEVELOPMENT GROUP SURVEY ON RAID Aishwarya Airen 1, Aarsh Pandit 2, Anshul Sogani 3 1,2,3 A.I.T.R, Indore. Abstract RAID stands for Redundant Array of Independent Disk that is a concept which provides an efficient way for

More information

COS 318: Operating Systems. Storage Devices. Kai Li Computer Science Department Princeton University. (http://www.cs.princeton.edu/courses/cos318/)

COS 318: Operating Systems. Storage Devices. Kai Li Computer Science Department Princeton University. (http://www.cs.princeton.edu/courses/cos318/) COS 318: Operating Systems Storage Devices Kai Li Computer Science Department Princeton University (http://www.cs.princeton.edu/courses/cos318/) Today s Topics Magnetic disks Magnetic disk performance

More information

Memory Systems. Static Random Access Memory (SRAM) Cell

Memory Systems. Static Random Access Memory (SRAM) Cell Memory Systems This chapter begins the discussion of memory systems from the implementation of a single bit. The architecture of memory chips is then constructed using arrays of bit implementations coupled

More information

Computer Architecture

Computer Architecture Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible

More information

Storing Data: Disks and Files

Storing Data: Disks and Files Storing Data: Disks and Files (From Chapter 9 of textbook) Storing and Retrieving Data Database Management Systems need to: Store large volumes of data Store data reliably (so that data is not lost!) Retrieve

More information

Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Christian Schindelhauer

Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Christian Schindelhauer Algorithms and Methods for Distributed Storage Networks 3. Solid State Disks Institut für Informatik Wintersemester 2007/08 Solid State Disks Motivation 2 10 5 1980 1985 1990 1995 2000 2005 2010 PRODUCTION

More information

Recovery and the ACID properties CMPUT 391: Implementing Durability Recovery Manager Atomicity Durability

Recovery and the ACID properties CMPUT 391: Implementing Durability Recovery Manager Atomicity Durability Database Management Systems Winter 2004 CMPUT 391: Implementing Durability Dr. Osmar R. Zaïane University of Alberta Lecture 9 Chapter 25 of Textbook Based on slides by Lewis, Bernstein and Kifer. University

More information

TECHNOLOGY BRIEF. Compaq RAID on a Chip Technology EXECUTIVE SUMMARY CONTENTS

TECHNOLOGY BRIEF. Compaq RAID on a Chip Technology EXECUTIVE SUMMARY CONTENTS TECHNOLOGY BRIEF August 1999 Compaq Computer Corporation Prepared by ISSD Technology Communications CONTENTS Executive Summary 1 Introduction 3 Subsystem Technology 3 Processor 3 SCSI Chip4 PCI Bridge

More information

The Classical Architecture. Storage 1 / 36

The Classical Architecture. Storage 1 / 36 1 / 36 The Problem Application Data? Filesystem Logical Drive Physical Drive 2 / 36 Requirements There are different classes of requirements: Data Independence application is shielded from physical storage

More information

Chapter 11 I/O Management and Disk Scheduling

Chapter 11 I/O Management and Disk Scheduling Operating Systems: Internals and Design Principles, 6/E William Stallings Chapter 11 I/O Management and Disk Scheduling Dave Bremer Otago Polytechnic, NZ 2008, Prentice Hall I/O Devices Roadmap Organization

More information

Switch Fabric Implementation Using Shared Memory

Switch Fabric Implementation Using Shared Memory Order this document by /D Switch Fabric Implementation Using Shared Memory Prepared by: Lakshmi Mandyam and B. Kinney INTRODUCTION Whether it be for the World Wide Web or for an intra office network, today

More information

Comparison of Drive Technologies for High-Titan aggregate Performance

Comparison of Drive Technologies for High-Titan aggregate Performance Comparison of Drive Technologies for High-Transaction Databases August 2007 By Solid Data Systems, Inc. Contents: Abstract 1 Comparison of Drive Technologies 1 2 When Speed Counts 3 Appendix 4 5 ABSTRACT

More information

Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World

Chapter 4 System Unit Components. Discovering Computers 2012. Your Interactive Guide to the Digital World Chapter 4 System Unit Components Discovering Computers 2012 Your Interactive Guide to the Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook

More information

Recovery: An Intro to ARIES Based on SKS 17. Instructor: Randal Burns Lecture for April 1, 2002 Computer Science 600.416 Johns Hopkins University

Recovery: An Intro to ARIES Based on SKS 17. Instructor: Randal Burns Lecture for April 1, 2002 Computer Science 600.416 Johns Hopkins University Recovery: An Intro to ARIES Based on SKS 17 Instructor: Randal Burns Lecture for April 1, 2002 Computer Science 600.416 Johns Hopkins University Log-based recovery Undo logging Redo logging Restart recovery

More information

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer

Computers. Hardware. The Central Processing Unit (CPU) CMPT 125: Lecture 1: Understanding the Computer Computers CMPT 125: Lecture 1: Understanding the Computer Tamara Smyth, tamaras@cs.sfu.ca School of Computing Science, Simon Fraser University January 3, 2009 A computer performs 2 basic functions: 1.

More information

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller

Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0

More information

Candidates should be able to: (i) describe the purpose of RAM in a computer system

Candidates should be able to: (i) describe the purpose of RAM in a computer system The need for RAM Teacher s Notes Lesson Plan Length 60 mins Specifi cation Link 212/i Learning objective Candidates should be able to: (i) describe the purpose of RAM in a computer system Time (min) Activity

More information

COMPUTER HARDWARE. Input- Output and Communication Memory Systems

COMPUTER HARDWARE. Input- Output and Communication Memory Systems COMPUTER HARDWARE Input- Output and Communication Memory Systems Computer I/O I/O devices commonly found in Computer systems Keyboards Displays Printers Magnetic Drives Compact disk read only memory (CD-ROM)

More information

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit.

Logical Operations. Control Unit. Contents. Arithmetic Operations. Objectives. The Central Processing Unit: Arithmetic / Logic Unit. Objectives The Central Processing Unit: What Goes on Inside the Computer Chapter 4 Identify the components of the central processing unit and how they work together and interact with memory Describe how

More information

Semiconductor Device Technology for Implementing System Solutions: Memory Modules

Semiconductor Device Technology for Implementing System Solutions: Memory Modules Hitachi Review Vol. 47 (1998), No. 4 141 Semiconductor Device Technology for Implementing System Solutions: Memory Modules Toshio Sugano Atsushi Hiraishi Shin ichi Ikenaga ABSTRACT: New technology is producing

More information

CSCA0201 FUNDAMENTALS OF COMPUTING. Chapter 5 Storage Devices

CSCA0201 FUNDAMENTALS OF COMPUTING. Chapter 5 Storage Devices CSCA0201 FUNDAMENTALS OF COMPUTING Chapter 5 Storage Devices 1 1. Computer Data Storage 2. Types of Storage 3. Storage Device Features 4. Other Examples of Storage Device 2 Storage Devices A storage device

More information

CS 6290 I/O and Storage. Milos Prvulovic

CS 6290 I/O and Storage. Milos Prvulovic CS 6290 I/O and Storage Milos Prvulovic Storage Systems I/O performance (bandwidth, latency) Bandwidth improving, but not as fast as CPU Latency improving very slowly Consequently, by Amdahl s Law: fraction

More information

ConnectKey 2.0 WorkCentre 6655i 6655

ConnectKey 2.0 WorkCentre 6655i 6655 ConnectKey 2.0 WorkCentre 6655i 6655 Statement of Volatility Version 1.0 2016 Xerox Corporation. All rights reserved. Xerox and the sphere of connectivity design are trademarks of Xerox Corporation in

More information

Memory. The memory types currently in common usage are:

Memory. The memory types currently in common usage are: ory ory is the third key component of a microprocessor-based system (besides the CPU and I/O devices). More specifically, the primary storage directly addressed by the CPU is referred to as main memory

More information

RAID HARDWARE. On board SATA RAID controller. RAID drive caddy (hot swappable) SATA RAID controller card. Anne Watson 1

RAID HARDWARE. On board SATA RAID controller. RAID drive caddy (hot swappable) SATA RAID controller card. Anne Watson 1 RAID HARDWARE On board SATA RAID controller SATA RAID controller card RAID drive caddy (hot swappable) Anne Watson 1 RAID The word redundant means an unnecessary repetition. The word array means a lineup.

More information

Price/performance Modern Memory Hierarchy

Price/performance Modern Memory Hierarchy Lecture 21: Storage Administration Take QUIZ 15 over P&H 6.1-4, 6.8-9 before 11:59pm today Project: Cache Simulator, Due April 29, 2010 NEW OFFICE HOUR TIME: Tuesday 1-2, McKinley Last Time Exam discussion

More information

VERITAS Database Edition 2.1.2 for Oracle on HP-UX 11i. Performance Report

VERITAS Database Edition 2.1.2 for Oracle on HP-UX 11i. Performance Report VERITAS Database Edition 2.1.2 for Oracle on HP-UX 11i Performance Report V E R I T A S W H I T E P A P E R Table of Contents Introduction.................................................................................1

More information

Communication Protocol

Communication Protocol Analysis of the NXT Bluetooth Communication Protocol By Sivan Toledo September 2006 The NXT supports Bluetooth communication between a program running on the NXT and a program running on some other Bluetooth

More information

Computer-System Architecture

Computer-System Architecture Chapter 2: Computer-System Structures Computer System Operation I/O Structure Storage Structure Storage Hierarchy Hardware Protection General System Architecture 2.1 Computer-System Architecture 2.2 Computer-System

More information

Chapter 9: Peripheral Devices: Magnetic Disks

Chapter 9: Peripheral Devices: Magnetic Disks Chapter 9: Peripheral Devices: Magnetic Disks Basic Disk Operation Performance Parameters and History of Improvement Example disks RAID (Redundant Arrays of Inexpensive Disks) Improving Reliability Improving

More information

External Sorting. Why Sort? 2-Way Sort: Requires 3 Buffers. Chapter 13

External Sorting. Why Sort? 2-Way Sort: Requires 3 Buffers. Chapter 13 External Sorting Chapter 13 Database Management Systems 3ed, R. Ramakrishnan and J. Gehrke 1 Why Sort? A classic problem in computer science! Data requested in sorted order e.g., find students in increasing

More information

Computer Organization & Architecture Lecture #19

Computer Organization & Architecture Lecture #19 Computer Organization & Architecture Lecture #19 Input/Output The computer system s I/O architecture is its interface to the outside world. This architecture is designed to provide a systematic means of

More information

Random-Access Memory (RAM) The Memory Hierarchy. SRAM vs DRAM Summary. Conventional DRAM Organization. Page 1

Random-Access Memory (RAM) The Memory Hierarchy. SRAM vs DRAM Summary. Conventional DRAM Organization. Page 1 Random-ccess Memor (RM) The Memor Hierarch Topics Storage technologies and trends Localit of reference Caching in the hierarch Ke features RM is packaged as a chip. Basic storage unit is a cell (one bit

More information

Review: The ACID properties

Review: The ACID properties Recovery Review: The ACID properties A tomicity: All actions in the Xaction happen, or none happen. C onsistency: If each Xaction is consistent, and the DB starts consistent, it ends up consistent. I solation:

More information

1 Storage Devices Summary

1 Storage Devices Summary Chapter 1 Storage Devices Summary Dependability is vital Suitable measures Latency how long to the first bit arrives Bandwidth/throughput how fast does stuff come through after the latency period Obvious

More information

Data remanence in Flash Memory Devices

Data remanence in Flash Memory Devices Data remanence in Flash Memory Devices Sergei Skorobogatov 1 Data remanence Residual representation of data after erasure Magnetic media SRAM and DRAM Low-temperature data remanence Long-term retention

More information

Agilent Technologies Truevolt Series Digital Multimeters

Agilent Technologies Truevolt Series Digital Multimeters Agilent Technologies Truevolt Series Digital Multimeters (Models 34460A and 34461A) Declassification and Security Document Copyright 2013 Agilent Technologies, Inc. All rights reserved. Part Number: 5991-1950EN

More information

CRASH RECOVERY FOR REAL-TIME MAIN MEMORY DATABASE SYSTEMS

CRASH RECOVERY FOR REAL-TIME MAIN MEMORY DATABASE SYSTEMS CRASH RECOVERY FOR REAL-TIME MAIN MEMORY DATABASE SYSTEMS Jing Huang Le Gruenwald School of Computer Science The University of Oklahoma Norman, OK 73019 Email: gruenwal@mailhost.ecn.uoknor.edu Keywords:

More information

Distribution One Server Requirements

Distribution One Server Requirements Distribution One Server Requirements Introduction Welcome to the Hardware Configuration Guide. The goal of this guide is to provide a practical approach to sizing your Distribution One application and

More information

Computer Architecture

Computer Architecture Computer Architecture Slide Sets WS 2013/2014 Prof. Dr. Uwe Brinkschulte M.Sc. Benjamin Betting Part 11 Memory Management Computer Architecture Part 11 page 1 of 44 Prof. Dr. Uwe Brinkschulte, M.Sc. Benjamin

More information

A N. O N Output/Input-output connection

A N. O N Output/Input-output connection Memory Types Two basic types: ROM: Read-only memory RAM: Read-Write memory Four commonly used memories: ROM Flash, EEPROM Static RAM (SRAM) Dynamic RAM (DRAM), SDRAM, RAMBUS, DDR RAM Generic pin configuration:

More information

DELL RAID PRIMER DELL PERC RAID CONTROLLERS. Joe H. Trickey III. Dell Storage RAID Product Marketing. John Seward. Dell Storage RAID Engineering

DELL RAID PRIMER DELL PERC RAID CONTROLLERS. Joe H. Trickey III. Dell Storage RAID Product Marketing. John Seward. Dell Storage RAID Engineering DELL RAID PRIMER DELL PERC RAID CONTROLLERS Joe H. Trickey III Dell Storage RAID Product Marketing John Seward Dell Storage RAID Engineering http://www.dell.com/content/topics/topic.aspx/global/products/pvaul/top

More information

GE Intelligent Platforms. PACSystems High Availability Solutions

GE Intelligent Platforms. PACSystems High Availability Solutions GE Intelligent Platforms PACSystems Solutions Minimizing the high cost of downtime To keep your essential systems running, PACSystems ensures continuous, efficient operations with superior performance

More information

Comp 410/510. Computer Graphics Spring 2016. Introduction to Graphics Systems

Comp 410/510. Computer Graphics Spring 2016. Introduction to Graphics Systems Comp 410/510 Computer Graphics Spring 2016 Introduction to Graphics Systems Computer Graphics Computer graphics deals with all aspects of creating images with a computer Hardware (PC with graphics card)

More information

Disks and RAID. Profs. Bracy and Van Renesse. based on slides by Prof. Sirer

Disks and RAID. Profs. Bracy and Van Renesse. based on slides by Prof. Sirer Disks and RAID Profs. Bracy and Van Renesse based on slides by Prof. Sirer 50 Years Old! 13th September 1956 The IBM RAMAC 350 Stored less than 5 MByte Reading from a Disk Must specify: cylinder # (distance

More information

Discovering Computers 2011. Living in a Digital World

Discovering Computers 2011. Living in a Digital World Discovering Computers 2011 Living in a Digital World Objectives Overview Differentiate among various styles of system units on desktop computers, notebook computers, and mobile devices Identify chips,

More information

September 25, 2007. Maya Gokhale Georgia Institute of Technology

September 25, 2007. Maya Gokhale Georgia Institute of Technology NAND Flash Storage for High Performance Computing Craig Ulmer cdulmer@sandia.gov September 25, 2007 Craig Ulmer Maya Gokhale Greg Diamos Michael Rewak SNL/CA, LLNL Georgia Institute of Technology University

More information

Chapter 6. 6.1 Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig. 6.1. I/O devices can be characterized by. I/O bus connections

Chapter 6. 6.1 Introduction. Storage and Other I/O Topics. p. 570( 頁 585) Fig. 6.1. I/O devices can be characterized by. I/O bus connections Chapter 6 Storage and Other I/O Topics 6.1 Introduction I/O devices can be characterized by Behavior: input, output, storage Partner: human or machine Data rate: bytes/sec, transfers/sec I/O bus connections

More information

FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING

FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING FAULT TOLERANCE FOR MULTIPROCESSOR SYSTEMS VIA TIME REDUNDANT TASK SCHEDULING Hussain Al-Asaad and Alireza Sarvi Department of Electrical & Computer Engineering University of California Davis, CA, U.S.A.

More information

Outline. Failure Types

Outline. Failure Types Outline Database Management and Tuning Johann Gamper Free University of Bozen-Bolzano Faculty of Computer Science IDSE Unit 11 1 2 Conclusion Acknowledgements: The slides are provided by Nikolaus Augsten

More information

Physical Data Organization

Physical Data Organization Physical Data Organization Database design using logical model of the database - appropriate level for users to focus on - user independence from implementation details Performance - other major factor

More information

How To Improve Performance On A Single Chip Computer

How To Improve Performance On A Single Chip Computer : Redundant Arrays of Inexpensive Disks this discussion is based on the paper:» A Case for Redundant Arrays of Inexpensive Disks (),» David A Patterson, Garth Gibson, and Randy H Katz,» In Proceedings

More information

An effective recovery under fuzzy checkpointing in main memory databases

An effective recovery under fuzzy checkpointing in main memory databases Information and Software Technology 42 (2000) 185 196 www.elsevier.nl/locate/infsof An effective recovery under fuzzy checkpointing in main memory databases S.K. Woo, M.H. Kim*, Y.J. Lee Department of

More information

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview

Technical Note. Micron NAND Flash Controller via Xilinx Spartan -3 FPGA. Overview. TN-29-06: NAND Flash Controller on Spartan-3 Overview Technical Note TN-29-06: NAND Flash Controller on Spartan-3 Overview Micron NAND Flash Controller via Xilinx Spartan -3 FPGA Overview As mobile product capabilities continue to expand, so does the demand

More information

Chapter 8 Memory Units

Chapter 8 Memory Units Chapter 8 Memory Units Contents: I. Introduction Basic units of Measurement II. RAM,ROM,PROM,EPROM Storage versus Memory III. Auxiliary Storage Devices-Magnetic Tape, Hard Disk, Floppy Disk IV.Optical

More information

Load Balancing in Fault Tolerant Video Server

Load Balancing in Fault Tolerant Video Server Load Balancing in Fault Tolerant Video Server # D. N. Sujatha*, Girish K*, Rashmi B*, Venugopal K. R*, L. M. Patnaik** *Department of Computer Science and Engineering University Visvesvaraya College of

More information

Adtech Data Link Simulators.

Adtech Data Link Simulators. Adtech Data Link Simulators. Adtech SX series Data Link Simulators create the same delay and error characteristics caused by long distance terrestrial and satellite data links. By providing realistic simulations

More information

OpenSPARC T1 Processor

OpenSPARC T1 Processor OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware

More information

Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

More information

SAP HANA PLATFORM Top Ten Questions for Choosing In-Memory Databases. Start Here

SAP HANA PLATFORM Top Ten Questions for Choosing In-Memory Databases. Start Here PLATFORM Top Ten Questions for Choosing In-Memory Databases Start Here PLATFORM Top Ten Questions for Choosing In-Memory Databases. Are my applications accelerated without manual intervention and tuning?.

More information

Read this before starting!

Read this before starting! Points missed: Student's Name: Total score: /100 points East Tennessee State University Department of Computer and Information Sciences CSCI 4717 Computer Architecture TEST 2 for Fall Semester, 2006 Section

More information

COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ

COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ COMPUTERS ORGANIZATION 2ND YEAR COMPUTE SCIENCE MANAGEMENT ENGINEERING UNIT 5 INPUT/OUTPUT UNIT JOSÉ GARCÍA RODRÍGUEZ JOSÉ ANTONIO SERRA PÉREZ Tema 5. Unidad de E/S 1 I/O Unit Index Introduction. I/O Problem

More information

Optimizing Performance. Training Division New Delhi

Optimizing Performance. Training Division New Delhi Optimizing Performance Training Division New Delhi Performance tuning : Goals Minimize the response time for each query Maximize the throughput of the entire database server by minimizing network traffic,

More information

R&S FSVA/FSV Signal and Spectrum Analyzer Instrument Security Procedures

R&S FSVA/FSV Signal and Spectrum Analyzer Instrument Security Procedures Signal and Spectrum Analyzer Instrument Security Procedures Resolving security issues when working in secure areas Based upon the user s security requirements, this document describes the Rohde & Schwarz

More information

Spacecraft Computer Systems. Colonel John E. Keesee

Spacecraft Computer Systems. Colonel John E. Keesee Spacecraft Computer Systems Colonel John E. Keesee Overview Spacecraft data processing requires microcomputers and interfaces that are functionally similar to desktop systems However, space systems require:

More information

This chapter explains how to update device drivers and apply hotfix.

This chapter explains how to update device drivers and apply hotfix. MegaRAID SAS User's Guide Areas Covered Before Reading This Manual This section explains the notes for your safety and conventions used in this manual. Chapter 1 Overview This chapter explains an overview

More information

COS 318: Operating Systems

COS 318: Operating Systems COS 318: Operating Systems File Performance and Reliability Andy Bavier Computer Science Department Princeton University http://www.cs.princeton.edu/courses/archive/fall10/cos318/ Topics File buffer cache

More information

Data Compression in Blackbaud CRM Databases

Data Compression in Blackbaud CRM Databases Data Compression in Blackbaud CRM Databases Len Wyatt Enterprise Performance Team Executive Summary... 1 Compression in SQL Server... 2 Perform Compression in Blackbaud CRM Databases... 3 Initial Compression...

More information

Chapter 12: Mass-Storage Systems

Chapter 12: Mass-Storage Systems Chapter 12: Mass-Storage Systems Chapter 12: Mass-Storage Systems Overview of Mass Storage Structure Disk Structure Disk Attachment Disk Scheduling Disk Management Swap-Space Management RAID Structure

More information

Resolving Security Issues when working with R&S UPV, R&S UPV66, R&S UPP200, R&S UPP400, R&S UPP800 in Secure Areas

Resolving Security Issues when working with R&S UPV, R&S UPV66, R&S UPP200, R&S UPP400, R&S UPP800 in Secure Areas Products: Audio Analyzers R&S UPV, R&S UPV66, R&S UPP200, R&S UPP400, R&S UPP800 Resolving Security Issues when working with R&S UPV, R&S UPV66, R&S UPP200, R&S UPP400, R&S UPP800 in Secure Areas Based

More information

Programming NAND devices

Programming NAND devices Technical Guide Programming NAND devices Kelly Hirsch, Director of Advanced Technology, Data I/O Corporation Recent Design Trends In the past, embedded system designs have used NAND devices for storing

More information

Big Data Technology Map-Reduce Motivation: Indexing in Search Engines

Big Data Technology Map-Reduce Motivation: Indexing in Search Engines Big Data Technology Map-Reduce Motivation: Indexing in Search Engines Edward Bortnikov & Ronny Lempel Yahoo Labs, Haifa Indexing in Search Engines Information Retrieval s two main stages: Indexing process

More information

Network Attached Storage. Jinfeng Yang Oct/19/2015

Network Attached Storage. Jinfeng Yang Oct/19/2015 Network Attached Storage Jinfeng Yang Oct/19/2015 Outline Part A 1. What is the Network Attached Storage (NAS)? 2. What are the applications of NAS? 3. The benefits of NAS. 4. NAS s performance (Reliability

More information

Resolving Security Issues When Working with the R&S FSUP in Secure Areas

Resolving Security Issues When Working with the R&S FSUP in Secure Areas Products: R&S Signal Source Analyzer FSUP Resolving Security Issues When Working with the R&S FSUP in Secure Areas Based upon the user s security requirements, this document describes the Rohde&Schwarz

More information

6. Storage and File Structures

6. Storage and File Structures ECS-165A WQ 11 110 6. Storage and File Structures Goals Understand the basic concepts underlying different storage media, buffer management, files structures, and organization of records in files. Contents

More information

How to recover a failed Storage Spaces

How to recover a failed Storage Spaces www.storage-spaces-recovery.com How to recover a failed Storage Spaces ReclaiMe Storage Spaces Recovery User Manual 2013 www.storage-spaces-recovery.com Contents Overview... 4 Storage Spaces concepts and

More information

Lesson Objectives. To provide a grand tour of the major operating systems components To provide coverage of basic computer system organization

Lesson Objectives. To provide a grand tour of the major operating systems components To provide coverage of basic computer system organization Lesson Objectives To provide a grand tour of the major operating systems components To provide coverage of basic computer system organization AE3B33OSD Lesson 1 / Page 2 What is an Operating System? A

More information

Operating Systems. RAID Redundant Array of Independent Disks. Submitted by Ankur Niyogi 2003EE20367

Operating Systems. RAID Redundant Array of Independent Disks. Submitted by Ankur Niyogi 2003EE20367 Operating Systems RAID Redundant Array of Independent Disks Submitted by Ankur Niyogi 2003EE20367 YOUR DATA IS LOST@#!! Do we have backups of all our data???? - The stuff we cannot afford to lose?? How

More information

HARD DRIVE CHARACTERISTICS REFRESHER

HARD DRIVE CHARACTERISTICS REFRESHER The read/write head of a hard drive only detects changes in the magnetic polarity of the material passing beneath it, not the direction of the polarity. Writes are performed by sending current either one

More information

SAN Conceptual and Design Basics

SAN Conceptual and Design Basics TECHNICAL NOTE VMware Infrastructure 3 SAN Conceptual and Design Basics VMware ESX Server can be used in conjunction with a SAN (storage area network), a specialized high speed network that connects computer

More information

Configuring Apache Derby for Performance and Durability Olav Sandstå

Configuring Apache Derby for Performance and Durability Olav Sandstå Configuring Apache Derby for Performance and Durability Olav Sandstå Database Technology Group Sun Microsystems Trondheim, Norway Overview Background > Transactions, Failure Classes, Derby Architecture

More information

VisorALARM-Manager Application Quick Guide. (Ver. 1.3) Dm 380-I. V:3.0

VisorALARM-Manager Application Quick Guide. (Ver. 1.3) Dm 380-I. V:3.0 VisorALARM-Manager Application Quick Guide. (Ver. 1.3) Dm 380-I. V:3.0 1. Installation Requirements 1.1. PC Pentium III processor or higher. Minimum RAM memory: 128 Mbytes Operating system: Windows XP

More information

The Google File System

The Google File System The Google File System By Sanjay Ghemawat, Howard Gobioff, and Shun-Tak Leung (Presented at SOSP 2003) Introduction Google search engine. Applications process lots of data. Need good file system. Solution:

More information

Contents. 1 Overview. R&S FSQ - Instrument Security

Contents. 1 Overview. R&S FSQ - Instrument Security Products: R&S Signal Analyzer FSQ Resolving Security Issues When Working with the R&S FSQ in Secure Areas Based upon the user s security requirements, this document describes the Rohde&Schwarz options

More information

Table 1: Address Table

Table 1: Address Table DDR SDRAM DIMM D32PB12C 512MB D32PB1GJ 1GB For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com Features 184-pin, dual in-line memory module (DIMM) Fast

More information