Dual N-channel dual gate MOSFET

Similar documents
NPN wideband transistor in a SOT89 plastic package.

Planar PIN diode in a SOD323 very small plastic SMD package.

Schottky barrier quadruple diode

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

10 ma LED driver in SOT457

SiGe:C Low Noise High Linearity Amplifier

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

1-of-4 decoder/demultiplexer

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

Quad 2-input NAND Schmitt trigger

45 V, 100 ma NPN general-purpose transistors

The sensor can be operated at any frequency between DC and 1 MHz.

The 74LVC1G11 provides a single 3-input AND gate.

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

NPN wideband silicon germanium RF transistor

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

65 V, 100 ma PNP/PNP general-purpose transistor

3-to-8 line decoder, demultiplexer with address latches

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

45 V, 100 ma NPN/PNP general-purpose transistor

Medium power Schottky barrier single diode

NPN wideband silicon RF transistor

LIN-bus ESD protection diode

Low-power configurable multiple function gate

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858

14-stage ripple-carry binary counter/divider and oscillator

PMEG3005EB; PMEG3005EL

40 V, 200 ma NPN switching transistor

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

Triple single-pole double-throw analog switch

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

PMEG3015EH; PMEG3015EJ

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

74HC154; 74HCT to-16 line decoder/demultiplexer

Femtofarad bidirectional ESD protection diode

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

PMEG2020EH; PMEG2020EJ

2PD601ARL; 2PD601ASL

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

8-channel analog multiplexer/demultiplexer

BC846/BC546 series. 65 V, 100 ma NPN general-purpose transistors. NPN general-purpose transistors in Surface Mounted Device (SMD) plastic packages.

BAS70 series; 1PS7xSB70 series

74HC238; 74HCT to-8 line decoder/demultiplexer

DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

30 V, single N-channel Trench MOSFET

CAN bus ESD protection diode

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

BC807; BC807W; BC327

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

74HC4040; 74HCT stage binary ripple counter

DISCRETE SEMICONDUCTORS DATA SHEET. BZX384 series Voltage regulator diodes. Product data sheet Supersedes data of 2003 Apr 01.

DISCRETE SEMICONDUCTORS DATA SHEET

60 V, 360 ma N-channel Trench MOSFET. Symbol Parameter Conditions Min Typ Max Unit V DS drain-source T amb = 25 C V

SCR, 12 A, 15mA, 500 V, SOT78. Planar passivated SCR (Silicon Controlled Rectifier) in a SOT78 plastic package.

74HC165; 74HCT bit parallel-in/serial out shift register

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan Sep 21.

8-bit binary counter with output register; 3-state

BZT52H series. Single Zener diodes in a SOD123F package

General purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM

The 74LVC1G04 provides one inverting buffer.

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

Hex buffer with open-drain outputs

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

N-channel TrenchMOS logic level FET

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

Silicon temperature sensors. Other special selections are available on request.

How To Make An Electric Static Discharge (Esd) Protection Diode

BC847/BC547 series. 45 V, 100 ma NPN general-purpose transistors. NPN general-purpose transistors in small plastic packages.

50 V, 180 ma P-channel Trench MOSFET. Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage T j = 25 C V

74HC393; 74HCT393. Dual 4-bit binary ripple counter

DISCRETE SEMICONDUCTORS DATA SHEET M3D319. BZX585 series Voltage regulator diodes. Product data sheet Supersedes data of 2004 Mar 26.

PRTR5V0U2F; PRTR5V0U2K

74HC74; 74HCT General description. 2. Features and benefits. 3. Ordering information

BUK A. N-channel TrenchMOS logic level FET

ESD protection for high-speed interfaces

74HC573; 74HCT General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state

74HC32; 74HCT General description. 2. Features and benefits. Quad 2-input OR gate

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

74HC4067; 74HCT channel analog multiplexer/demultiplexer

BT E. 1. General description. 2. Features and benefits. 3. Applications. Quick reference data. 4Q Triac 30 August 2013 Product data sheet

IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC level General description. 1.2 Features. 1.

PUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

BT139B General description. 2. Features and benefits. 3. Applications. Quick reference data. 4Q Triac 27 September 2013 Product data sheet

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

74AUP1G General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

Bus buffer/line driver; 3-state

Transcription:

Rev. 2 7 September 211 Product data sheet 1. Product profile 1.1 General description The is a combination of two dual gate MOSFET amplifiers with shared source and gate2 leads and an integrated switch. The source and substrate are interconnected. Internal bias circuits enable Direct Current (DC) stabilization and a very good cross-modulation performance during Automatic Gain Control (AGC). Integrated diodes between the gates and source protect against excessive input voltage surges. The has a SOT363 micro-miniature plastic package. CAUTION This device is sensitive to ElectroStatic Discharge (ESD). Therefore care should be taken during transport and handling. 1.2 Features and benefits Two low noise gain controlled amplifiers in a single package. One with a fully integrated bias and one with partly integrated bias Internal switch to save external components Superior cross-modulation performance during AGC High forward transfer admittance High forward transfer admittance to input capacitance ratio 1.3 Applications Gain controlled low noise amplifiers for Very High Frequency (VHF) and Ultra High Frequency (UHF) applications with 5 V supply voltage, such as digital and analog television tuners and professional communication equipment

1. Quick reference data 2. Pinning information Table 1. Quick reference data Per MOSFET unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit V DS drain-source voltage DC - - 6 V I D drain current DC - - 3 ma P tot total power dissipation T sp 17 C [1] - - 18 mw y fs forward transfer admittance f = 1 MHz amplifier A; I D =18mA 25 3 ms amplifier B; I D =1mA 26 31 1 ms C iss(g1) input capacitance at gate1 f = 1 MHz amplifier A - 2.2 2.7 pf amplifier B - 1.9 2. pf C rss reverse transfer capacitance f = 1 MHz - 2 - ff NF noise figure amplifier A; f = MHz - 1.3 - db amplifier B; f = 8 MHz - 1. - db Xmod cross-modulation input level for k = 1 % at db AGC amplifier A 1 15 - db V amplifier B 1 13 - db V T j junction temperature - - 15 C [1] T sp is the temperature at the soldering point of the source lead. Table 2. Discrete pinning Pin Description Simplified outline Symbol 1 drain (AMP A) 2 source 6 5 AMP B 3 drain (AMP B) gate1 (AMP B) G1B DB 5 gate2 6 gate1 (AMP A) 1 2 3 G2 G1A S DA AMP A sym18 All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 2 of 23

3. Ordering information. Marking Table 3. Ordering information Type number Package Name Description Version - plastic surface mounted package; 6 leads SOT363 5. Limiting values Table. Marking Type number Marking code [1] M2* [1] * = p: Made in Hong Kong. * = t: Made in Malaysia. * = W: Made in China. Table 5. Limiting values In accordance with the Absolute Maximum Rating System (IEC 613). Symbol Parameter Conditions Min Max Unit Per MOSFET V DS drain-source voltage DC - 6 V I D drain current DC - 3 ma I G1 gate1 current - 1 ma I G2 gate2 current - 1 ma P tot total power dissipation T sp 17 C [1] - 18 mw T stg storage temperature 65 +15 C T j junction temperature - 15 C [1] T sp is the temperature at the soldering point of the source lead. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 3 of 23

25 1aac71 P tot (mw) 2 15 1 5 5 1 15 2 T sp ( C) Fig 1. Power derating curve 6. Thermal characteristics Table 6. 7. Static characteristics Thermal characteristics Symbol Parameter Conditions Typ Unit R th(j-sp) thermal resistance from junction 2 K/W to soldering point Table 7. Static characteristics T j =25 C. Symbol Parameter Conditions Min Typ Max Unit Per MOSFET; unless otherwise specified V (BR)DSS drain-source breakdown voltage V G1-S =V G2-S =V; I D =1 A amplifier A 6 - - V amplifier B 6 - - V V (BR)G1-SS gate1-source breakdown voltage V GS =V DS =V; I G1-S =1mA 6-1 V V (BR)G2-SS gate2-source breakdown voltage V GS =V DS =V; I G2-S =1mA 6-1 V V F(S-G1) forward source-gate1 voltage V G2-S =V DS =V; I S-G1 = 1 ma.5-1.5 V V F(S-G2) forward source-gate2 voltage V G1-S =V DS =V; I S-G2 = 1 ma.5-1.5 V V G1-S(th) gate1-source threshold voltage V DS =5V; V G2-S =V; I D =1 A.3-1. V V G2-S(th) gate2-source threshold voltage V DS =5V; V G1-S =5V; I D =1 A. - 1. V I DSX drain-source current V G2-S =V; V DS =5V; R G1 =68k amplifier A [1] 13-23 ma amplifier B [2] 9-19 ma All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 of 23

Table 7. Static characteristics continued T j =25 C. Symbol Parameter Conditions Min Typ Max Unit I G1-S gate1 cut-off current V G2-S =V DS(A) =V amplifier A; V G1-S(A) =5V; V DS(B) =V - - 5 na amplifier B; V G1-S(A) =V; I D(B) =A - - 5 na I G2-S gate2 cut-off current V G2-S =V; V G1-S =V DS(A) =V DS(B) =V; - - 2 na [1] R G1 connects gate1 (A) to V GG = 5 V (see Figure 3). [2] R G1 connects gate1 (B) to V GG = V (see Figure 3). 2 1aac72 I D 16 (1) G1B DB 12 (2) (3) G2 S 8 G1A DA () R G1 (6) (5) V GG 1aac881 Fig 2. 1 2 3 5 V GG (V) (1) I D(A) ; R G1 =7k. (2) I D(A) ; R G1 =68k. (3) I D(A) ; R G1 = 1 k. () I D(B) ; R G1 = 1 k. (5) I D(B) ; R G1 =68k. (6) I D(B) ; R G1 =7k. V DS(A) =V DS(B) =5V; V G2-S =V; T j =25 C. V GG = 5 V: amplifier A is on; amplifier B is off. V GG = V: amplifier A is off; amplifier B is on. Drain currents of MOSFET A and B as function Fig 3. Functional diagram of V GG All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 5 of 23

8. Dynamic characteristics 8.1 Dynamic characteristics for amplifier A Table 8. Dynamic characteristics for amplifier A Common source; T amb =25 C; V G2-S =V; V DS =5V; I D =18mA. [1] Symbol Parameter Conditions Min Typ Max Unit y fs forward transfer admittance T j =25 C 25 3 ms C iss(g1) input capacitance at gate1 f = 1 MHz - 2.2 2.7 pf C iss(g2) input capacitance at gate2 f = 1 MHz - 3.5 - pf C oss output capacitance f = 1 MHz -.9 - pf C rss reverse transfer capacitance f = 1 MHz - 2 - ff G tr power gain B S =B S(opt) ; B L =B L(opt) f = 2 MHz; G S =2mS; G L =.5 ms 3 3 38 db f = MHz; G S =2mS; G L = 1 ms 26 3 3 db f = 8 MHz; G S =3.3mS; G L = 1 ms 21 25 29 db NF noise figure f = 11 MHz; G S =2mS; B S = S - 3. - db f = MHz; Y S =Y S(opt) - 1.3 - db f = 8 MHz; Y S =Y S(opt) - 1. - db Xmod cross-modulation input level for k = 1 %; f w =5MHz; f unw =6MHz [2] at db AGC 9 - - db V at 1 db AGC - 9 - db V at 2 db AGC - 99 - db V at db AGC 1 15 - db V [1] For the MOSFET not in use: V G1-S(B) =V; V DS(B) =V. [2] Measured in Figure 29 test circuit. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 6 of 23

8.1.1 Graphs for amplifier A 35 I D 3 25 1aac882 (1) (2) (3) 32 I D 2 1aaa883 (1) (2) (3) 2 15 () (5) 16 () (5) (6) (7) 1 (6) 8 (8) (9) 5 (7)..8 1.2 1.6 2. V G1-S (V) 2 6 V DS (V) Fig. (1) V G2-S =V. (2) V G2-S =3.5V. (3) V G2-S =3V. () V G2-S =2.5V. (5) V G2-S =2V. (6) V G2-S =1.5V. (7) V G2-S =1V. V DS(A) =5V; T j =25 C. Amplifier A: transfer characteristics; typical values Fig 5. (1) V G1-S(A) =1.9V. (2) V G1-S(A) =1.8V. (3) V G1-S(A) =1.7V. () V G1-S(A) =1.6V. (5) V G1-S(A) =1.5V. (6) V G1-S(A) =1.V. (7) V G1-S(A) =1.3V. (8) V G1-S(A) =1.2V. (9) V G1-S(A) =1.1V. V DS(A) =5V; V G2-S =V; T j =25 C. Amplifier A: output characteristics; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 7 of 23

y fs (ms) 3 2 1aac88 (1) (2) (3) 25 I D 2 15 1 1aac885 (1) (2) (3) () (5) (6) (7) 1 () 5 (5) Fig 6. (7) (6) 8 16 2 32 I D (1) V G2-S =V. (2) V G2-S =3.5V. (3) V G2-S =3V. () V G2-S =2.5V. (5) V G2-S =2V. (6) V G2-S =1.5V. (7) V G2-S =1V. V DS(A) =5V; T j =25 C. Amplifier A: forward transfer admittance as a function of drain current; typical values Fig 7. 2 6 V GG = V DS (V) (1) R G1(A) =39k. (2) R G1(A) =7k (3) R G1(A) =68k. () R G1(A) =82k. (5) R G1(A) = 1 k (6) R G1(A) = 12 k. (7) R G1(A) = 15 k. V G2-S =V; T j =25 C. Amplifier A: drain current as a function of V DS and V GG ; typical values 2 1aac886 I D 16 12 8 1 2 3 5 V supply (V) Fig 8. V G2-S =V, T j =25 C, R G1(B) =68k (connected to ground); see Figure 3. Amplifier A: drain current of amplifier A as a function of supply voltage of A and B amplifier; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 8 of 23

12 V unw (dbμv) 11 1aac887 gain reduction (db) 1 1aac888 2 1 3 9 8 1 2 3 5 gain reduction (db) 5 1 2 3 V AGC (V) V DS(A) =V DS(B) =5V; V G1-S(B) =V; f w =5MHz; f unw =6MHz; T amb =25 C; see Figure 29. Fig 9. Amplifier A: unwanted voltage for 1 % cross-modulation as a function of gain reduction; typical values Fig 1. V DS(A) =V DS(B) =5V; V G1-S(B) = V; f = 5 MHz; see Figure 29. Amplifier A: gain reduction as a function of AGC voltage; typical values 32 I D 2 1aac889 16 8 1 2 3 5 gain reduction (db) Fig 11. V DS(A) =V DS(B) =5V; V G1-S(B) =V; f=5mhz; T amb =25 C; see Figure 29. Amplifier A: drain current as a function of gain reduction; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 9 of 23

1 2 1aac89 1 2 1aac891 1 2 b is, g is (ms) 1 y fs (ms) y fs ϕ fs b is 1 1 1 g is ϕ fs 1 1 1 2 1 1 2 1 3 f (MHz) 1 1 1 1 2 1 3 f (MHz) V DS(A) =5V; V G2-S =V; V DS(B) =V G1-S(B) =V; I D(A) =18mA. V DS(A) =5V; V G2-S =V; V DS(B) =V G1-S(B) =V; I D(A) =18mA. Fig 12. Amplifier A: input admittance as a function of frequency; typical values Fig 13. Amplifier A: forward transfer admittance and phase as a function of frequency; typical values 1 3 1aac892 1 3 1 1aac893 y rs (μs) ϕ rs b os, g os (ms) 1 2 ϕ rs 1 2 1 b os y rs 1 1 1 1 g os 1 1 1 2 1 3 1 f (MHz) 1 2 1 1 2 1 3 f (MHz) V DS(A) =5V; V G2-S =V; V DS(B) =V G1-S(B) =V; I D(A) =18mA. V DS(A) =5V; V G2-S =V; V DS(B) =V G1-S(B) =V; I D(A) =18mA. Fig 1. Amplifier A: reverse transfer admittance and phase as a function of frequency: typical values Fig 15. Amplifier A: output admittance as a function of frequency; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 1 of 23

8.1.2 Scattering parameters for amplifier A Table 9. Scattering parameters for amplifier A V DS(A) =5V; V G2-S =V; I D(A) =18mA; V DS(B) =V;V G1-S(B) =V; T amb = 25 C; typical values. f (MHz) s 11 s 21 s 12 s 22 Magnitude (ratio) Angle Magnitude (ratio) Angle Magnitude (ratio) Angle Magnitude (ratio) Angle 5.987.169 2.87 175.5.8 83.82.992 1.2 1.983 8.19 2.95 171.1.15 82.8.992 2.86 2.976 15.97 2.93 162..28 77.5.99 5.66 3.966 23.8 2.89 153.77.1 73.5.989 8.9.952 31.575 2.8 15.23.53 69.2.986 11.28 5.935 35.225 2.78 136.82.63 65.72.98 1.3 6.917 6.678 2.72 128.5.72 61.8.981 16.8 7.898 5.9 2.65 12..79 58.5.977 19.55 8.876 61.25 2.57 112.33.8 52.7.97 22.32 9.852 68.299 2.9 1.32.89 8.61.97 25.1 1.826 75.321 2.1 96.2.91 3.86.967 27.88 All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 11 of 23

8.2 Dynamic characteristics for amplifier B Table 1. Dynamic characteristics for amplifier B Common source; T amb =25 C; V G2-S =V; V DS =5V; I D =1mA. [1] Symbol Parameter Conditions Min Typ Max Unit y fs forward transfer admittance T j =25 C 26 31 1 ms C iss(g1) input capacitance at gate1 f = 1 MHz - 1.8 2.3 pf C iss(g2) input capacitance at gate2 f = 1 MHz - 3.5 - pf C oss output capacitance f = 1 MHz -.8 - pf C rss reverse transfer capacitance f = 1 MHz - 2 - ff G tr power gain B S =B S(opt) ; B L =B L(opt) f = 2 MHz; G S =2mS; G L =.5 ms 3 3 38 db f = MHz; G S =2mS; G L = 1 ms 27 31 35 db f = 8 MHz; G S = 3.3 ms; G L = 1 ms 23 27 31 db NF noise figure f = 11 MHz; G S =2mS; B S =S - 5 - db f = MHz; Y S =Y S(opt) - 1.3 - db f = 8 MHz; Y S =Y S(opt) - 1. - db Xmod cross-modulation input level for k = 1 %; f w =5MHz; f unw =6MHz [2] at db AGC 9 - - db V at 1 db AGC - 88 - db V at 2 db AGC - 9 - db V at db AGC 1 13 - db V [1] For the MOSFET not in use: V G1-S(A) = V; V DS(A) = V. [2] Measured in Figure 3 test circuit. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 12 of 23

8.2.1 Graphs for amplifier B 3 1aac89 (1) 32 1aac895 I D 2 (2) (3) () I D 2 (1) (2) (5) 16 (3) () 1 (6) 8 (5) (6) (7) (7) Fig 16...8 1.2 1.6 2 V G1-S (V) (1) V G2-S =V. (2) V G2-S =3.5V. (3) V G2-S =3V. () V G2-S =2.5V. (5) V G2-S =2V. (6) V G2-S =1.5V. (7) V G2-S =1V. V DS(B) =5V; V G1-S(A) =V; T j =25 C. Amplifier B: transfer characteristics; typical values Fig 17. 2 6 V DS (V) (1) V G1-S(B) =1.7V. (2) V G1-S(B) =1.6V. (3) V G1-S(B) =1.5V. () V G1-S(B) =1.V. (5) V G1-S(B) =1.3V. (6) V G1-S(B) =1.2V. (7) V G1-S(B) =1.1V. V G2-S =V; V G1-S(A) =V; T j =25 C. Amplifier B: output characteristics; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 13 of 23

1aac896 2 1aac897 y fs (ms) 3 (1) I D 16 (1) (2) 12 (2) (3) 2 (3) 8 () (5) 1 () Fig 18. (5) (7) (6) 8 16 2 32 I D (1) V G2-S =V. (2) V G2-S =3.5V. (3) V G2-S =3V. () V G2-S =2.5V. (5) V G2-S =2V. (6) V G2-S =1.5V. (7) V G2-S =1V. V DS(B) =5V; V G1-S(A) =V; T j =25 C. Amplifier B: forward transfer admittance as a function of drain current; typical values Fig 19. 1 2 3 5 V G2-S (V) (1) V DS =5V. (2) V DS =.5V. (3) V DS =V. () V DS =3.5V. (5) V DS =3V. V G1-S(A) =V; T j =25 C. Amplifier B: drain current as function of gate2 voltage; typical values 2 1aac898 16 1aac899 I D(A) 16 I D 12 12 8 8 2 6 V DS (V) 3 2 1 I G1 (μa) V DS(B) =5V; V G1-S(A) =V; T j =25 C. V DS(B) =5V; V G2-S =V; V G1-S(A) =V; T j =25 C. Fig 2. Amplifier B: drain current as a function of drain source voltage; typical values Fig 21. Amplifier B: drain current as a function of gate1 current; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 1 of 23

12 V unw (dbμv) 11 1aac9 gain reduction (db) 1 1aac91 2 1 3 9 8 2 6 gain reduction (db) 5 1 2 3 V AGC (V) V DS(B) =5V; V GG =5V; V DS(A) =V G1-S(A) =V; R G1(B) = 15 k (connected to V GG ); f w =5MHz; f unw =6MHz; T amb =25 C; see Figure 3. Fig 22. Amplifier B: unwanted voltage for 1 % cross-modulation as a function of gain reduction; typical values Fig 23. V DS(B) =5V; V GG =5V; V DS(A) =V G1-S(A) =V; R G1(B) = 15 k (connected to V GG ); f = 5 MHz; T amb =25 C; see Figure 3. Amplifier B: typical gain reduction as a function of AGC voltage; typical values 2 I D 16 1aac92 12 8 2 6 gain reduction (db) Fig 2. V DS(B) =5V; V GG =5V; V DS(A) =V G1-S(A) =V; R G1(B) = 15 k (connected to V GG ); f = 5 MHz; T amb =25 C; see Figure 3. Amplifier B: drain current as a function of gain reduction; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 15 of 23

1 2 1aac93 1 2 1aac9 1 2 b is, g is (ms) 1 y fs (ms) y fs ϕ fs b is 1 1 1 ϕ fs 1 1 g is 1 2 1 1 2 1 3 f (MHz) 1 1 1 1 2 1 3 f (MHz) V DS(B) =5V; V G2-S =V; V DS(A) =V G1-S(A) =V; I D(B) =1mA. V DS(B) =5V; V G2-S =V; V DS(A) =V G1-S(A) =V; I D(B) =1mA. Fig 25. Amplifier B: input admittance as a function of frequency; typical values Fig 26. Amplifier B: forward transfer admittance and phase as a function of frequency; typical values 1 3 1aac95 1 3 1 1aac96 y rs (μs) ϕ rs b os, g os (ms) 1 2 ϕ rs 1 2 1 b os y rs g os 1 1 1 1 1 1 1 1 2 1 3 f (MHz) 1 2 1 1 2 1 3 f (MHz) V DS(B) =5V; V G2-S =V; V DS(A) =V G1-S(A) =V; I D(B) =1mA. V DS(B) =5V; V G2-S =V; V DS(A) =V G1-S(A) =V; I D(B) =1mA. Fig 27. Amplifier B: reverse transfer admittance and phase as a function of frequency; typical values Fig 28. Amplifier B: output admittance as a function of frequency; typical values All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 16 of 23

8.2.2 Scattering parameters for amplifier B Table 11. Scattering parameters for amplifier B V DS(B) =5V; V G2-S =V; I D(B) =1mA; V DS(A) =V;V G1-S(A) =V; T amb = 25 C; typical values. f (MHz) s 11 s 21 s 12 s 22 Magnitude (ratio) Angle Magnitude (ratio) Angle Magnitude (ratio) Angle Magnitude (ratio) Angle 5.993 3.18 3.7 176.. 95.97.991 1.39 1.992 6.186 3.7 172.5.11 9.33.99 2.79 2.987 12.3 3.9 16.13.2 85.3.988 5.9 3.979 18.6 3.2 156.28.36 82.9.986 8.21.969 2.62 2.99 18.8.6 81.97.983 1.91 5.957 3.72 2.95 1.69.56 81.3.98 13.63 6.93 36.71 2.9 132.87.65 79.77.977 16. 7.927 2.77 2.86 125.21.7 79..973 19.13 8.97 8.91 2.79 117.22.82 79.2.969 21.93 9.885 5.77 2.736 19.29.86 75.7.96 2.85 1.858 61.1 2.675 11.18.92 73.8.958 27.75 All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 17 of 23

9. Test information V AGC V DS(B) 5V.7 nf.7 nf 1 kω G1B DB L1 2.2 μh 5 Ω.7 nf G2 S.7 nf G1A DA.7 nf RGEN 5 Ω 5 Ω RG1 L2 2.2 μh RL 5 Ω V i.7 nf V GG 5 V V DS(A) 5 V 1aac97 Fig 29. Cross-modulation test set-up for amplifier A V AGC V DS(B) 5V.7 nf 1 kω L1 2.2 μh.7 nf G1B DB.7 nf RGEN 5 Ω 5 Ω.7 nf G2 S RL 5 Ω V i.7 nf G1A DA 5 Ω RG1 L2 2.2 μh.7 nf V GG V V DS(A) 5 V 1aac98 Fig 3. Cross-modulation test set-up for amplifier B All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 18 of 23

1. Package outline Plastic surface-mounted package; 6 leads SOT363 D B E A X y H E v M A 6 5 Q pin 1 index A 1 2 3 A 1 c e 1 b p w M B L p e detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A1 bp c D E e e max 1 H E Lp Q v w y mm 1.1.1.8.3.2.25.1 2.2 1.8 1.35 1.15 1.3.65 2.2 2..5.15.25.15.2.2.1 OUTLINE VERSION REFERENCES IEC JEDEC JEITA EUROPEAN PROJECTION ISSUE DATE SOT363 SC-88-11-8 6-3-16 Fig 31. Package outline SOT363 All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 19 of 23

11. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes v.2 21197 Product data sheet - v.1 Modifications: v.1 (9397 75 1955) The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Package outline drawings have been updated to the latest version. 25728 Product data sheet - - All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 2 of 23

12. Legal information 12.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 12.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 12.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 613) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 21 of 23

Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 12. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. 13. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com All information provided in this document is subject to legal disclaimers. NXP B.V. 211. All rights reserved. Product data sheet Rev. 2 7 September 211 22 of 23

1. Contents 1 Product profile.......................... 1 1.1 General description..................... 1 1.2 Features and benefits.................... 1 1.3 Applications........................... 1 1. Quick reference data.................... 2 2 Pinning information...................... 2 3 Ordering information..................... 3 Marking................................ 3 5 Limiting values.......................... 3 6 Thermal characteristics.................. 7 Static characteristics..................... 8 Dynamic characteristics.................. 6 8.1 Dynamic characteristics for amplifier A....... 6 8.1.1 Graphs for amplifier A.................... 7 8.1.2 Scattering parameters for amplifier A....... 11 8.2 Dynamic characteristics for amplifier B...... 12 8.2.1 Graphs for amplifier B................... 13 8.2.2 Scattering parameters for amplifier B....... 17 9 Test information........................ 18 1 Package outline........................ 19 11 Revision history........................ 2 12 Legal information....................... 21 12.1 Data sheet status...................... 21 12.2 Definitions............................ 21 12.3 Disclaimers........................... 21 12. Trademarks........................... 22 13 Contact information..................... 22 1 Contents.............................. 23 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 211. All rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 7 September 211 Document identifier: