DATA SHEET. PESDxS2UT series Double ESD protection diodes in SOT23 package DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2003 Aug 20

Similar documents
PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

CAN bus ESD protection diode

How To Make An Electric Static Discharge (Esd) Protection Diode

PRTR5V0U2F; PRTR5V0U2K

Femtofarad bidirectional ESD protection diode

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

LIN-bus ESD protection diode

DISCRETE SEMICONDUCTORS DATA SHEET

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct Feb 03.

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

DISCRETE SEMICONDUCTORS DATA SHEET. BZX384 series Voltage regulator diodes. Product data sheet Supersedes data of 2003 Apr 01.

Medium power Schottky barrier single diode

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan Sep 21.

DISCRETE SEMICONDUCTORS DATA SHEET M3D319. BZX585 series Voltage regulator diodes. Product data sheet Supersedes data of 2004 Mar 26.

BAS70 series; 1PS7xSB70 series

High-speed switching diodes. Type number Package Configuration Package NXP JEITA JEDEC

PMEG1020EA. 1. Product profile. 2 A ultra low V F MEGA Schottky barrier rectifier. 1.1 General description. 1.2 Features. 1.

BAT54 series SOT23 Schottky barrier diodes Rev. 5 5 October 2012 Product data sheet 1. Product profile 1.1 General description

PMEG3015EH; PMEG3015EJ

Schottky barrier quadruple diode

PMEG2020EH; PMEG2020EJ

PMEG3005EB; PMEG3005EL

SCR, 12 A, 15mA, 500 V, SOT78. Planar passivated SCR (Silicon Controlled Rectifier) in a SOT78 plastic package.

IP4220CZ6. 1. Product profile. Dual USB 2.0 integrated ESD protection. 1.1 General description. 1.2 Features and benefits. 1.

Low forward voltage High breakdown voltage Guard-ring protected Hermetically sealed glass SMD package

65 V, 100 ma PNP/PNP general-purpose transistor

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

BAS16 series. 1. Product profile. High-speed switching diodes. 1.1 General description. 1.2 Features and benefits. 1.

45 V, 100 ma NPN/PNP general-purpose transistor

40 V, 200 ma NPN switching transistor

Planar PIN diode in a SOD323 very small plastic SMD package.

2PD601ARL; 2PD601ASL

BC807; BC807W; BC327

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. use

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

NPN wideband transistor in a SOT89 plastic package.

IP4234CZ6. 1. Product profile. Single USB 2.0 ESD protection to IEC level General description. 1.2 Features. 1.

10 ma LED driver in SOT457

BC846/BC546 series. 65 V, 100 ma NPN general-purpose transistors. NPN general-purpose transistors in Surface Mounted Device (SMD) plastic packages.

SiGe:C Low Noise High Linearity Amplifier

DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20.

DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28.

DISCRETE SEMICONDUCTORS DATA SHEET

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

DISCRETE SEMICONDUCTORS DATA SHEET M3D848. CGD MHz, 20 db gain power doubler amplifier. Product specification 2002 Oct 08

Passivated, sensitive gate triacs in a SOT54 plastic package. General purpose switching and phase control

Silicon temperature sensors. Other special selections are available on request.

DISCRETE SEMICONDUCTORS DATA SHEET. BT151 series C Thyristors

1-of-4 decoder/demultiplexer

The sensor can be operated at any frequency between DC and 1 MHz.

IP4294CZ10-TBR. ESD protection for ultra high-speed interfaces

Quad 2-input NAND Schmitt trigger

The 74LVC1G11 provides a single 3-input AND gate.

3-to-8 line decoder, demultiplexer with address latches

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

74HC377; 74HCT General description. 2. Features and benefits. 3. Ordering information

ESDLIN1524BJ. Transil, transient voltage surge suppressor diode for ESD protection. Features. Description SOD323

BC847/BC547 series. 45 V, 100 ma NPN general-purpose transistors. NPN general-purpose transistors in small plastic packages.

74HC02; 74HCT General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

45 V, 100 ma NPN general-purpose transistors

PUSB3FR4. 1. Product profile. ESD protection for ultra high-speed interfaces. 1.1 General description. 1.2 Features and benefits. 1.

Ultrafast, epitaxial rectifier diode in a SOD59 (TO-220AC) plastic package

Low-power configurable multiple function gate

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Triple single-pole double-throw analog switch

ESD protection for high-speed interfaces

Table 1. Absolute maximum ratings (T amb = 25 C) Symbol Parameter Value Unit. ISO C = 330 pf, R = 330 Ω : Contact discharge Air discharge

14-stage ripple-carry binary counter/divider and oscillator

BZT52H series. Single Zener diodes in a SOD123F package

BLL6G1214L Product profile. LDMOS L-band radar power transistor. 1.1 General description. 1.2 Features and benefits. 1.

74HC154; 74HCT to-16 line decoder/demultiplexer

Table 1. Quick reference data Symbol Parameter Conditions Min Typ Max Unit Per diode V F forward voltage I F =10mA

8-channel analog multiplexer/demultiplexer

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

NPN wideband silicon RF transistor

ETP01-xx21. Protection for Ethernet lines. Features. Description. Applications. Benefits. Complies with the following standards

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

General purpose low power phase control General purpose low power switching Solid-state relay. Symbol Parameter Conditions Min Typ Max Unit V DRM

NPN wideband silicon germanium RF transistor

74HCU General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

ESD Line Ultra-Large Bandwidth ESD Protection

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug Feb 14

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

LC03-6R2G. Low Capacitance Surface Mount TVS for High-Speed Data Interfaces. SO-8 LOW CAPACITANCE VOLTAGE SUPPRESSOR 2 kw PEAK POWER 6 VOLTS

STIEC45-xxAS, STIEC45-xxACS

DSL01-xxxSC5. Secondary protection for DSL lines. Features. Description. Applications. Benefits. Complies with the following standards

8-bit binary counter with output register; 3-state

The 74LVC1G04 provides one inverting buffer.

74HC165; 74HCT bit parallel-in/serial out shift register

Single-channel common-mode filter with integrated ESD protection network

74HC4040; 74HCT stage binary ripple counter

DDSL01. Secondary protection for DSL lines. Features. Description

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

ESD9X3.3ST5G Series, SZESD9X3.3ST5G Series. Transient Voltage Suppressors Micro Packaged Diodes for ESD Protection

P6KE. Transil, transient voltage surge suppressor (TVS) Features. Description. Complies with the following standards

BZW50. Transil, transient voltage surge suppressor (TVS) Features. Description

Transcription:

DISCRETE SEMICONDUCTORS DATA SHEET Double ESD protection diodes in SOT23 Supersedes data of 2003 Aug 20 2004 Apr 15

FEATURES Uni-directional ESD protection of up to two lines Max. peak pulse power: P pp = 330 W at t p = 8/20 µs Low clamping voltage: V (CL)R = 20 V at I pp = 18 A Ultra-low reverse leakage current: I RM < 700 na ESD protection > 23 kv IEC 61000-4-2; level 4 (ESD) IEC 61000-4-5 (surge); I pp = 18 A at t p = 8/20 µs. APPLICATIONS Computers and peripherals Communication systems Audio and video equipment High speed data lines Parallel ports. QUICK REFERENCE DATA SYMBOL PARAMETER VALUE UNIT V RWM reverse stand-off 3.3, 5.2, 12, 15 V voltage and 24 C d PINNING PIN diode capacitance V R = 0 V; f = 1 MHz number of protected lines 1 cathode 1 2 cathode 2 3 common anode 207, 152, 38, 32 and 23 2 DESCRIPTION pf DESCRIPTION Uni-directional double ESD protection diodes in a SOT23 plastic. Designed to protect up to two transmission or data lines from ElectroStatic Discharge (ESD) damage. MARKING TYPE NUMBER MARKING CODE (1) PESD3V3S2UT *U9 PESD5V2S2UT *U1 PESD12VS2UT *U2 PESD15VS2UT *U3 PESD24VS2UT *U4 Note 1. * = p : made in Hong Kong. * = t : made in Malaysia. * = W : made in China. 1 3 1 3 2 2 sym022 001aaa490 Fig.1 Simplified outline (SOT23) and symbol. 2004 Apr 15 2

ORDERING INFORMATION PACKAGE TYPE NUMBER NAME DESCRIPTION VERSION PESD3V3S2UT plastic surface mounted ; 3 leads SOT23 PESD5V2S2UT PESD12VS2UT PESD15VS2UT PESD24VS2UT LIMITING VALUES In accordance with the Absolute Maximum Rating System (IEC 60134). Notes SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT P pp peak pulse power 8/20 µs pulse; notes 1 and 2 PESD3V3S2UT 330 W PESD5V2S2UT 260 W PESD12VS2UT 180 W PESD15VS2UT 160 W PESD24VS2UT 160 W I pp peak pulse current 8/20 µs pulse; notes 1 and 2 PESD3V3S2UT 18 A PESD5V2S2UT 15 A PESD12VS2UT 5 A PESD15VS2UT 5 A PESD24VS2UT 3 A T j junction temperature 150 C T amb operating ambient temperature 65 +150 C T stg storage temperature 65 +150 C 1. Non-repetitive current pulse 8/20µ µs exponential decay waveform; see Fig.2. 2. Measured across either pins 1 and 3 or pins 2 and 3. 2004 Apr 15 3

ESD maximum ratings ESD Notes SYMBOL PARAMETER CONDITIONS VALUE UNIT electrostatic discharge capability 1. Device stressed with ten non-repetitive ElectroStatic Discharge (ESD) pulses; see Fig.3. 2. Measured across either pins 1 and 3 or pins 2 and 3. ESD standards compliance IEC 61000-4-2 (contact discharge); notes 1 and 2 PESD3V3S2UT 30 kv PESD5V2S2UT 30 kv PESD12VS2UT 30 kv PESD15VS2UT 30 kv PESD24VS2UT 23 kv HBM MIL-Std 883 10 kv ESD STANDARD IEC 61000-4-2; level 4 (ESD); see Fig.3 HBM MIL-Std 883; class 3 CONDITIONS >15 kv (air); > 8 kv (contact) >4 kv 120 handbook, halfpage I pp (%) 100 % I pp ; 8 µs MLE218 I pp 100 % 90 % 001aaa191 80 e t 50 % I pp ; 20 µs 40 10 % 0 0 10 20 30 t (µs) 40 t r = 0.7 to 1 ns 30 ns 60 ns t Fig.2 8/20 µs pulse waveform according to IEC 61000-4-5. Fig.3 ElectroStatic Discharge (ESD) pulse waveform according to IEC 61000-4-2. 2004 Apr 15 4

ELECTRICAL CHARACTERISTICS T j = 25 C unless otherwise specified. SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT V RWM I RM reverse stand-off voltage PESD3V3S2UT 3.3 V PESD5V2S2UT 5.2 V PESD12VS2UT 12 V PESD15VS2UT 15 V PESD24VS2UT 24 V reverse leakage current PESD3V3S2UT V RWM = 3.3 V 0.7 2 µa PESD5V2S2UT V RWM = 5.2 V 0.15 1 µa PESD12VS2UT V RWM = 12 V <0.02 1 µa PESD15VS2UT V RWM = 15 V <0.02 1 µa PESD24VS2UT V RWM = 24 V <0.02 1 µa V BR breakdown voltage I Z = 5 ma PESD3V3S2UT 5.2 5.6 6.0 V PESD5V2S2UT 6.4 6.8 7.2 V PESD12VS2UT 14.7 15.0 15.3 V PESD15VS2UT 17.6 18.0 18.4 V PESD24VS2UT 26.5 27.0 27.5 V C d diode capacitance f = 1 MHz; V R = 0 V PESD3V3S2UT 207 300 pf PESD5V2S2UT 152 200 pf PESD12VS2UT 38 75 pf PESD15VS2UT 32 70 pf PESD24VS2UT 23 50 pf V (CL)R clamping voltage notes 1 and 2 PESD3V3S2UT I pp = 1 A 7 V I pp = 18 A 20 V PESD5V2S2UT I pp = 1 A 9 V I pp = 15 A 20 V PESD12VS2UT I pp = 1 A 19 V I pp = 5 A 35 V PESD15VS2UT I pp = 1 A 23 V I pp = 5 A 40 V PESD24VS2UT I pp = 1 A 36 V I pp = 3 A 70 V 2004 Apr 15 5

R diff SYMBOL PARAMETER CONDITIONS MIN. TYP. MAX. UNIT differential resistance PESD3V3S2UT I R = 1 ma 400 Ω PESD5V2S2UT I R = 1 ma 80 Ω PESD12VS2UT I R = 1 ma 200 Ω PESD15VS2UT I R = 1 ma 225 Ω PESD24VS2UT I R = 0.5 ma 300 Ω Notes 1. Non-repetitive current pulse 8/20 µs exponential decay waveform; see Fig.2. 2. Measured either across pins 1 and 3 or pins 2 and 3. GRAPHICAL DATA 10 4 001aaa147 1.2 001aaa193 P pp (W) P PP P PP(25 C) 10 3 0.8 10 2 (1) (2) 0.4 10 1 10 10 2 10 3 10 4 t p (µs) 0 0 50 100 150 200 T j ( C) (1) PESD3V3S2UT and PESD5V2S2UT. (2) PESD12VS2UT, PESD15VS2UT, PESD24VS2UT T amb = 25 C. t p = 8/20 µs exponential decay waveform; see Fig.2. Fig.4 Peak pulse power dissipation as a function of pulse time; typical values. Fig.5 Relative variation of peak pulse power as a function of junction temperature; typical values. 2004 Apr 15 6

240 C d (pf) 200 001aaa148 50 C d (pf) 40 001aaa149 160 (1) 30 120 (2) 20 (1) (2) 80 10 (3) 40 0 1 2 3 4 5 V R (V) (1) PESD3V3S2UT; V RWM = 3.3 V. (2) PESD5V2S2UT; V RWM = 5 V. T amb = 25 C; f = 1 MHz. 0 0 5 10 15 20 25 V R (V) (1) PESD12VS2UT; V RWM = 12 V. (2) PESD15VS2UT; V RWM = 15 V. (3) PESD24VS2UT; V RWM = 24 V. T amb = 25 C; f = 1 MHz. Fig.6 Diode capacitance as a function of reverse voltage; typical values. Fig.7 Diode capacitance as a function of reverse voltage; typical values. 2004 Apr 15 7

10 001aaa270 I R I R(25 C) 1 (1) 10 1 100 50 0 50 100 150 T j ( C) (1) PESD3V3S2UT; V RWM = 3.3 V. PESD5V2S2UT; V RWM = 5 V. I R is less than 10 na at 150 C for: PESD12V52UT; V RWM = 12 V. PESD15VS2UT; V RWM = 15 V. PESD24VS2UT; V RWM = 24 V. Fig.8 Relative variation of reverse leakage current as a function of junction temperature; typical values. 2004 Apr 15 8

ESD TESTER R Z 450 Ω RG 223/U 50 Ω coax 10 ATTENUATOR 4 GHz DIGITAL OSCILLOSCOPE C Z note 1 50 Ω Note 1: IEC61000-4-2 network C Z = 150 pf; R Z = 330 Ω D.U.T.: PESDxS2UT vertical scale = 200 V/div horizontal scale = 50 ns/div vertical scale = 20 V/div horizontal scale = 50 ns/div PESD24VS2UT PESD15VS2UT PESD12VS2UT PESD5V2S2UT PESD3V3S2UT unclamped +1 kv ESD voltage waveform (IEC61000-4-2 network) clamped +1 kv ESD voltage waveform (IEC61000-4-2 network) vertical scale = 200 V/div horizontal scale = 50 ns/div vertical scale = 10 V/div horizontal scale = 50 ns/div unclamped 1 kv ESD voltage waveform (IEC61000-4-2 network) clamped 1 kv ESD voltage waveform (IEC61000-4-2 network) 001aaa492 Fig.9 ESD clamping test set-up and waveforms. 2004 Apr 15 9

APPLICATION INFORMATION The is designed for uni-directional protection for up to two lines against damage caused by ElectroStatic Discharge (ESD) and surge pulses. The may be used on lines where the signal polarities are below ground. provide a surge capability of up to 330 W (P pp ) per line for an 8/20 µs waveform. line 1 to be protected line 2 to be protected PESDxS2UT ground line 1 to be protected PESDxS2UT ground unidirectional protection of two lines bidirectional protection of one line 001aaa491 Fig.10 Typical application: ESD protection of data lines. Circuit board layout and protection device placement Circuit board layout is critical for the suppression of ESD, Electrical Fast Transient (EFT) and surge transients. The following guidelines are recommended: Place the PESDxS2UT as close as possible to the input terminal or connector. The path length between the PESDxS2UT and the protected line should be minimized. Keep parallel signal paths to a minimum. Avoid running protected conductors in parallel with unprotected conductors. Minimize all printed-circuit board conductive loops including power and ground loops. Minimize the length of transient return paths to ground. Avoid using shared return paths to a common ground point. Ground planes should be used whenever possible. For multilayer printed-circuit boards use ground vias. 2004 Apr 15 10

PACKAGE OUTLINE Plastic surface-mounted ; 3 leads SOT23 D B E A X H E v M A 3 Q A A1 1 2 c e1 bp w M B Lp e detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A 1 max. 1.1 mm 0.1 0.9 b p c D E e e 1 H E L p Q v w 0.48 0.38 0.15 0.09 3.0 2.8 1.4 1.2 1.9 0.95 2.5 2.1 0.45 0.15 0.55 0.45 0.2 0.1 OUTLINE VERSION SOT23 REFERENCES IEC JEDEC JEITA TO-236AB EUROPEAN PROJECTION ISSUE DATE 04-11-04 06-03-16 2004 Apr 15 11

DATA SHEET STATUS Notes DOCUMENT STATUS (1) PRODUCT STATUS (2) DEFINITION Objective data sheet Development This document contains data from the objective specification for product development. Preliminary data sheet Qualification This document contains data from the preliminary specification. Production This document contains the product specification. 1. Please consult the most recently issued document before initiating or completing a design. 2. The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. DISCLAIMERS General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. Applications Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. 2004 Apr 15 12

Customer notification This data sheet was changed to reflect the new company name NXP Semiconductors, including new legal definitions and disclaimers. No changes were made to the technical content, except for outline drawings which were updated to the latest version. Contact information For additional information please visit: http://www.nxp.com For sales offices addresses send e-mail to: salesaddresses@nxp.com NXP B.V. 2009 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands R76/03/pp13 Date of release: 2004 Apr 15 Document order number: 9397 750 12823