CMOS 5 V/+5 V 4 Single SPDT Switches ADG619/ADG620



Similar documents
2 CMOS 5 V/5 V, SPST Switches ADG601/ADG602

CMOS 5 V/5 V 4 Dual SPST Switches ADG621/ADG622/ADG623

CMOS 1.8 V to 5.5 V, 2.5 2:1 Mux/SPDT Switch in SOT-23 ADG719

CMOS 1.8 V to 5.5 V, 2.5 Ω SPDT Switch/2:1 Mux in Tiny SC70 Package ADG779

1 pc Charge Injection, 100 pa Leakage CMOS 5 V/5 V/3 V 4-Channel Multiplexer ADG604

CMOS Low Voltage 2.5 Ω Dual SPDT Switch ADG736L

CMOS 1.8 V to 5.5 V, 2.5 Ω 2:1 Mux/SPDT Switch in SOT-23 ADG719

LC 2 MOS 8-/16-Channel High Performance Analog Multiplexers ADG406/ADG407/ADG426

1.5 Ω On Resistance, ±15 V/12 V/±5 V, icmos, Dual SPDT Switch ADG1436

CMOS Switched-Capacitor Voltage Converters ADM660/ADM8660

DG2731/2732/2733. Low Voltage, 0.4 Ω, Dual SPDT Analog Switch. Vishay Siliconix. RoHS COMPLIANT FEATURES

Quad, Rail-to-Rail, Fault-Protected, SPST Analog Switches

PS323. Precision, Single-Supply SPST Analog Switch. Features. Description. Block Diagram, Pin Configuration, and Truth Table. Applications PS323 PS323

Precision, Unity-Gain Differential Amplifier AMP03

2 Port, USB 2.0 High Speed (480 Mbps) Switch, DPDT Analog Switch

Low-Power, High-Speed CMOS Analog Switches

High-Speed, 5 V, 0.1 F CMOS RS-232 Driver/Receivers ADM202/ADM203

PI5A100. Precision, Wide-Bandwidth Quad SPDT Analog Switch. Description. Features. Block Diagram, Pin Configuration. Applications.

HI-200, HI-201. Features. Dual/Quad SPST, CMOS Analog Switches. Applications. Ordering Information. Functional Diagram FN3121.9

Rail-to-Rail, High Output Current Amplifier AD8397

Description. For Fairchild s definition of Eco Status, please visit:

+5 V Powered RS-232/RS-422 Transceiver AD7306

Improved, 16-Channel/Dual 8-Channel, CMOS Analog Multiplexers

MAX14760/MAX14762/MAX14764 Above- and Below-the-Rails Low-Leakage Analog Switches

Triple-Channel Video Reconstruction Filter and Buffer for Composite and Y/C Outputs

High Accuracy, Ultralow IQ, 1 A, anycap Low Dropout Regulator ADP3338

High Voltage Current Shunt Monitor AD8212

Features. Symbol JEDEC TO-220AB

High Common-Mode Rejection. Differential Line Receiver SSM2141. Fax: 781/ FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection

High-Speed, Low-Glitch D/CMOS Analog Switches

0.185 (4.70) (4.31) (1.39) (1.14) Features (15.32) (14.55) (2.64) (2.39)

700 MHz, -3 db Bandwidth; Dual SPDT Analog Switch

High-Bandwidth, Low Voltage, Dual SPDT Analog Switches

Advanced Monolithic Systems

Low Noise, Matched Dual PNP Transistor MAT03

High-Speed, 5 V, 0.1 F CMOS RS-232 Drivers/Receivers ADM222/ADM232A/ADM242

DG3157. High-Speed, Low R ON, SPDT Analog Switch. Vishay Siliconix. (2:1 Multiplexer/Demultiplexer Bus Switch) DESCRIPTION FEATURES

A I DM Pulsed Drain Current -15 P C = 25 C Power Dissipation 2.5

Isolated AC Sine Wave Input 3B42 / 3B43 / 3B44 FEATURES APPLICATIONS PRODUCT OVERVIEW FUNCTIONAL BLOCK DIAGRAM

DG2515, DG Ω, 235-MHz Bandwidth, Dual SPDT Analog Switch. Vishay Siliconix. Not for New Design. RoHS COMPLIANT DESCRIPTION FEATURES BENEFITS

Voltage Output Temperature Sensor with Signal Conditioning AD22100

ICS SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET

LTC Channel Analog Multiplexer with Serial Interface U DESCRIPTIO

High Speed, Low Power Dual Op Amp AD827

CA723, CA723C. Voltage Regulators Adjustable from 2V to 37V at Output Currents Up to 150mA without External Pass Transistors. Features.

Features. Applications. Truth Table. Close

10-Bit Digital Temperature Sensor in 6-Lead SOT-23 AD7814

Data Sheet. HFBR-0600Z Series SERCOS Fiber Optic Transmitters and Receivers

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

TSM2N7002K 60V N-Channel MOSFET

High Speed, Low Cost, Triple Op Amp ADA4861-3

AUTOMOTIVE GRADE. Orderable Part Number AUIRF7805Q SO-8 Tape and Reel 4000 AUIRF7805QTR

PESDxU1UT series. 1. Product profile. Ultra low capacitance ESD protection diode in SOT23 package. 1.1 General description. 1.

HA-5104/883. Low Noise, High Performance, Quad Operational Amplifier. Features. Description. Applications. Ordering Information. Pinout.

Precision Monolithic Quad SPST CMOS Analog Switches

Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820

CAN bus ESD protection diode

MASW TB. GaAs SPST Switch, Absorptive, Single Supply, DC-4.0 GHz. Features. Pin Configuration 1,2,3,4. Description. Ordering Information

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

Low Voltage, Resistor Programmable Thermostatic Switch AD22105

TN2410L, VN2406D/E, VN2410L/LS

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.

Optocoupler, Phototransistor Output, with Base Connection

NTE923 & NTE923D Integrated Circuit Precision Voltage Regulator

C650 and C850 Series TBU High-Speed Protectors

4N25 Phototransistor Optocoupler General Purpose Type

Features. V PP IN V CC3 IN V CC5 IN (opt) EN0 EN1 MIC2562

MADR TR. Single Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. V1. Functional Schematic. Features.

Wide Bandwidth, Fast Settling Difet OPERATIONAL AMPLIFIER

Spread-Spectrum Crystal Multiplier DS1080L. Features

1 Form A Solid State Relay

MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators. Functional Schematic. Features. Description. Pin Configuration 2

3 V/5 V Low Power, Synchronous Voltage-to-Frequency Converter AD7740*

LC01-6. Low Capacitance TVS for High-Speed Telecommunication Systems. PROTECTION PRODUCTS Description. Features. Applications

Features S 1. TA=25 o C unless otherwise noted. (Note 1b) 0.8

LM118/LM218/LM318 Operational Amplifiers

SN54HC157, SN74HC157 QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS

MIC4451/4452. General Description. Features. Applications. Functional Diagram V S. 12A-Peak Low-Side MOSFET Driver. Bipolar/CMOS/DMOS Process

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook Jun 30

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

High Accuracy, Ultralow IQ, 1.5 A, anycap Low Dropout Regulator ADP3339

Optocoupler, Phototransistor Output, 4 Pin LSOP, Long Creepage Mini-Flat Package

TSL INTEGRATED OPTO SENSOR

Low Cost, High Speed, Rail-to-Rail, Output Op Amps ADA4851-1/ADA4851-2/ADA4851-4

Optocoupler, Phototransistor Output, AC Input

Cold-Junction-Compensated K-Thermocoupleto-Digital Converter (0 C to C)

HCF4010B HEX BUFFER/CONVERTER (NON INVERTING)

Optocoupler, Phototransistor Output, with Base Connection, 300 V BV CEO

N-Channel 30-V (D-S) MOSFET

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

40 V, 200 ma NPN switching transistor

2N7000 / 2N7002 / NDS7002A N-Channel Enhancement Mode Field Effect Transistor

STGW40NC60V N-CHANNEL 50A - 600V - TO-247 Very Fast PowerMESH IGBT

Product Datasheet P MHz RF Powerharvester Receiver

Transcription:

a FEATURE (Max) On Resistance. (Max) On Resistance Flatness.7 V to 5.5 ingle upply.7 V to 5.5 V ual upply Rail-to-Rail Operation -Lead OT-3 Package, -Lead MOP Package Typical Power Consumption (<. W) TTL/CMO Compatible Inputs APPLICATION Automatic Test Equipment Power Routing Communication ystems ata Acquisition ystems ample-and-hold ystems Avionics Relay Replacement Battery-Powered ystems CMO 5 V/+5 V ingle PT witches AG9/AG FUNCTIONAL BLOCK IAGRAM AG9/AG WITCHE HOWN FOR A LOGIC PUT GENERAL ECRIPTION The AG9 and the AG are monolithic, CMO PT (single pole, double throw) switches. Each switch conducts equally well in both directions when on. The AG9/AG offer low on resistance of Ω, which is matched to within.7 Ω between channels. These switches also provide low power dissipation yet give high switching speeds. The AG9 exhibits break-before-make switching action, thus preventing momentary shorting when switching channels. The AG exhibits make-before-break action. The AG9/AG are available in an -lead OT-3 package and an -lead MOP package. Table I. Truth Table for the AG9/AG witch witch ON OFF OFF ON PROUCT HIGHLIGHT. Low On Resistance (R ON ) ( Ω typ).. ual ±.7 V to ±5.5 V or ingle.7 V to 5.5 upply. 3. Low Power issipation. CMO construction ensures low power dissipation.. Fast t ON /t OFF. 5. Tiny -Lead OT-3 Package and -Lead MOP Package. Information furnished by Analog evices is believed to be accurate and reliable. However, no responsibility is assumed by Analog evices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Analog evices. Trademarks and registered trademarks are the property of their respective companies. One Technology Way, P.O. Box 9, Norwood, MA -9, U..A. Tel: 7/39-7 www.analog.com Fax: 7/3-73 3 Analog evices, Inc. All rights reserved.

AG9/AG PECIFICATION UAL UPPLY ( = +5 V %, = 5 V %, GN = V. All specifications C to +5 C, unless otherwise noted.) B Version Parameter +5 C C to +5 C Unit Test Conditions/Comments ANALOG WITCH Analog ignal Range to V = +.5 V, =.5 V On Resistance (R ON ) Ω typ = ±.5 V, I = ma; Ω max Test Circuit On Resistance Match between Channels ( R ON ).7 Ω typ = ±.5 V, I = ma..35 Ω max On Resistance Flatness (R FLAT (ON) ).7. Ω typ = ±3.3 V, I = ma.5. Ω max LEAKAGE CURRENT = +5.5 V, = 5.5 V ource OFF Leakage I (OFF) ±. na typ = ±.5 V, V =.5 V; ±.5 ± na max Test Circuit Channel ON Leakage I, I (ON) ±. na typ = V = ±.5 V; Test Circuit 3 ±.5 ± na max IGITAL PUT Input High Voltage, V H. V min Input Low Voltage, V L. V max Input Current I L or I H.5 µa typ V = V L or V H ±. µa max C, igital Input Capacitance pf typ YNAMIC CHARACTERITIC AG9 t ON ns typ R L = 3 Ω, C L = 35 pf 55 ns max = 3.3 V; Test Circuit t OFF 5 ns typ R L = 3 Ω, C L = 35 pf 75 9 ns max = 3.3 V; Test Circuit Break-Before-Make Time elay, t BBM ns typ R L = 3 Ω, C L = 35 pf ns min = = 3.3 V; Test Circuit 5 AG t ON ns typ R L = 3 Ω, C L = 35 pf 5 5 ns max = 3.3 V; Test Circuit t OFF ns typ R L = 3 Ω, C L = 35 pf 33 ns max = 3.3 V; Test Circuit Make-Before-Break Time elay, t MBB ns typ R L = 3 Ω, C L = 35 pf ns min = V; Test Circuit Charge Injection pc typ = V, R = Ω, C L = nf; Test Circuit 7 Off Isolation 7 db typ R L = 5 Ω, C L = 5 pf, f = MHz; Test Circuit Channel-to-Channel Crosstalk 7 db typ R L = 5 Ω, C L = 5 pf, f = MHz; Test Circuit Bandwidth 3 db 9 MHz typ R L = 5 Ω, C L = 5 pf; Test Circuit 9 C (OFF) 5 pf typ f = MHz C, C (ON) 95 pf typ f = MHz POWER REQUIREMENT = +5.5 V, = 5.5 V I. µa typ igital Inputs = V or 5.5 V. µa max I. µa typ igital Inputs = V or 5.5 V. µa max NOTE Temperature range is as follows: B Version, C to +5 C. Guaranteed by design, not subject to production test. pecifications subject to change without notice. ±

AG9/AG GLE UPPLY ( = +5 V %, = V, GN = V. All specifications C to +5 C, unless otherwise noted.) B Version Parameter +5 C C to +5 C Unit Test Conditions/Comments ANALOG WITCH Analog ignal Range V to V =.5 V, = V On Resistance (R ON ) 7 Ω typ = V to.5 V, I = ma;.5 Ω max Test Circuit On Resistance Match between Channels ( R ON ). Ω typ = V to.5 V, I = ma..3 Ω max On Resistance Flatness (R FLAT (ON) ).5.5 Ω typ =.5 V to 3.3 V, I = ma Ω max LEAKAGE CURRENT = 5.5 V ource OFF Leakage I (OFF) ±. na typ = V/.5 V, V =.5 V/ V; ±.5 ± na max Test Circuit Channel ON Leakage I, I (ON) ±. na typ = V = V/.5 V; ±.5 ± na max Test Circuit 3 IGITAL PUT Input High Voltage, V H. V min Input Low Voltage, V L. V max Input Current I L or I H.5 µa typ V = V L or V H ±. µa max C, igital Input Capacitance pf typ YNAMIC CHARACTERITIC AG9 t ON ns typ R L = 3 Ω, C L = 35 pf ns max = 3.3 V; Test Circuit t OFF 5 ns typ R L = 3 Ω, C L = 35 pf 75 ns max = 3.3 V; Test Circuit Break-Before-Make Time elay, t BBM 7 ns typ R L = 3 Ω, C L = 35 pf, ns min = = 3.3 V; Test Circuit 5 AG t ON 5 ns typ R L = 3 Ω, C L = 35 pf 5 ns max = 3.3 V; Test Circuit t OFF ns typ R L = 3 Ω, C L = 35 pf 3 ns max = 3.3 V; Test Circuit Make-Before-Break Time elay, t MBB 7 ns typ R L = 3 Ω, C L = 35 pf ns min = 3.3 V; Test Circuit Charge Injection pc typ = V, R = Ω, C L = nf; Test Circuit 7 Off Isolation 7 db typ R L = 5 Ω, C L = 5 pf, f = MHz; Test Circuit Channel-to-Channel Crosstalk 7 db typ R L = 5 Ω, C L = 5 pf, f = MHz; Test Circuit Bandwidth 3 db 9 MHz typ R L = 5 Ω, C L = 5 pf; Test Circuit 9 C (OFF) 5 pf typ f = MHz C, C (ON) 95 pf typ f = MHz POWER REQUIREMENT = 5.5 V I. µa typ igital Inputs = V or 5.5 V. µa max NOTE Temperature range is as follows: B Version, C to +5 C. Guaranteed by design, not subject to production test. pecifications subject to change without notice. 3

AG9/AG ABOLUTE MAXIMUM RATG (T A = 5 C, unless otherwise noted.) to.................................... 3 V to GN.........................3 V to +.5 V to GN......................... +.3 V to.5 V Analog Inputs................3 V to +.3 V igital Inputs..................3 V to +.3 V or 3 ma, Whichever Occurs First Peak Current, or.......................... ma (Pulsed at ms, % uty Cycle max) Continuous Current, or.................... 5 ma Operating Temperature Range Industrial (B Version)............... C to +5 C torage Temperature Range............ 5 C to +5 C Junction Temperature......................... 5 C MOP Package JA Thermal Impedance.................... C/W JC Thermal Impedance..................... C/W OT-3 Package JA Thermal Impedance.................. 9. C/W JC Thermal Impedance.................. 9.99 C/W Lead Temperature, oldering ( sec)............ 3 C IR Reflow, Peak Temperature................... C NOTE tresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time. Overvoltages at,, or will be clamped by internal diodes. Current should be limited to the maximum ratings given. P CONFIGURATION -Lead OT-3 (RT-) GN 3 AG9/ AG TOP VIEW 7 (Not to cale) 5 NC GN 3 NC = NO CONNECT -Lead MOP (RM-) AG9/ AG TOP VIEW (Not to cale) NC = NO CONNECT 7 5 NC ORERG GUIE Temperature Package Package Branding Model Range escription Option Information * AG9BRM C to +5 C Micro mall Outline Package (MOP) RM- VB AG9BRM-REEL C to +5 C Micro mall Outline Package (MOP) RM- VB AG9BRM-REEL7 C to +5 C Micro mall Outline Package (MOP) RM- VB AG9BRT-R C to +5 C Plastic urface Mount Package (OT-3) RT- VB AG9BRT-REEL C to +5 C Plastic urface Mount Package (OT-3) RT- VB AG9BRT-REEL7 C to +5 C Plastic urface Mount Package (OT-3) RT- VB AGBRM C to +5 C Micro mall Outline Package (MOP) RM- WB AGBRM-REEL C to +5 C Micro mall Outline Package (MOP) RM- WB AGBRM-REEL7 C to +5 C Micro mall Outline Package (MOP) RM- WB AGBRT-REEL C to +5 C Plastic urface Mount Package (OT-3) RT- WB AGBRT-REEL7 C to +5 C Plastic urface Mount Package (OT-3) RT- WB *Branding on OT-3 and MOP packages is limited to three characters due to space constraints. CAUTION E (electrostatic discharge) sensitive device. Electrostatic charges as high as V readily accumulate on the human body and test equipment and can discharge without detection. Although the AG9/AG features proprietary E protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper E precautions are recommended to avoid performance degradation or loss of functionality. WARNG! E ENITIVE EVICE

AG9/AG TERMOLOGY Mnemonic escription Most Positive Power upply Potential. Most Negative Power upply in a ual-upply Application. In single-supply applications, this should be tied to ground at the device. GN Ground ( V) Reference. I Positive upply Current. I Negative upply Current. ource Terminal. May be an input or output. rain Terminal. May be an input or output. Logic Control Input. R ON Ohmic Resistance between and. R ON On resistance match between any two channels, i.e., R ON Max R ON Min. R FLAT (ON) Flatness is defined as the difference between the maximum and minimum value of on resistance as measured over the specified analog signal range. I (OFF) ource Leakage Current with the witch OFF. I, I (ON) Channel Leakage Current with the witch ON. V ( ) Analog Voltage on Terminals,. V L Maximum Input Voltage for Logic. V H Minimum Input Voltage for Logic. I L (I H ) Input Current of the igital Input. C (OFF) OFF witch ource Capacitance. C, C (ON) ON witch Capacitance. t ON elay between applying the digital control input and the output switching ON. t OFF elay between applying the digital control input and the output switching OFF. t MBB ON time is measured between the % points of both switches, when switching from one address state to another. t BBM OFF time or ON time is measured between the 9% points of both switches, when switching from one address state to another. Charge Injection A measure of the glitch impulse transferred from the digital input to the analog output during switching. Crosstalk A measure of unwanted signal coupled through from one channel to another as a result of parasitic capacitance. Off Isolation A measure of unwanted signal coupling through an OFF switch. Bandwidth The frequency response of the ON switch. Insertion Loss The loss due to the on resistance of the switch. Typical Performance Characteristics ON REITANCE 7 5 3, =.5V, = 3V, = 3.3V, =.5V, = 5V ON REITANCE =.7V = 3V = 3.3V =.5V = 5V = V ON REITANCE 5 3 = +5V = 5V T A = +5 C T A = +5 C T A = C 5 3 3 5 V, V TPC. On Resistance vs. V ( ) (ual upply) 3 5 V, V TPC. On Resistance vs. V ( ) (ingle upply) 5 3 3 5 V, V TPC 3. On Resistance vs. V ( ) for ifferent Temperatures (ual upply) 5

AG9/AG ON REITANCE 9 7 5 3 = 5V = V T A = +5 C T A = +5 C T A = C LEAKAGE CURRENT na.5..3.....3. = +5V = 5V V =.5V =.5V I (OFF) I, I (ON) LEAKAGE CURRENT na.5..3.....3. = 5V = V V =.5V/V = V/.5V I, I (ON) I (OFF) 3 5 V, V TPC. On Resistance vs. V ( ) for ifferent Temperatures (ingle upply).5 3 5 7 TEMPERATURE C TPC 5. Leakage Currents vs. Temperature (ual upply).5 3 5 7 TEMPERATURE C TPC. Leakage Currents vs. Temperature (ingle upply) CHARGE JECTION pc 5 5 5 +5V 5V 5V V 5 3 3 5 V TPC 7. Charge Injection vs. ource Voltage TIME ns t ON 5V V +5V 5V t OFF +5V 5V 5V V TEMPERATURE C TPC. t ON /t OFF Times vs. Temperature ALTERNATION db 3 5 7 9.3 = +5V = 5V FREQUENCY MHz TPC 9. Off Isolation vs. Frequency ATTENUATION db 3 5 7 = +5V = 5V. FREQUENCY MHz TPC. Crosstalk vs. Frequency ATTENUATION db = +5V = 5V. FREQUENCY MHz TPC. On Response vs. Frequency

AG9/AG TET CIRCUIT I V R ON = V/I I (OFF) I (OFF) V NC I (ON) A V Test Circuit. On Resistance Test Circuit. Off Leakage Test Circuit 3. On Leakage. F. F 5% 5% V GN R L 3 C L 35pF t ON 9% 9% t OFF Test Circuit. witching Times. F. F R L 3 C L 35pF V V V 5% 5% 9% 9% V GN t BBM t BBM Test Circuit 5. Break-Before-Make Time elay, t BBM (AG9 Only). F. F V V GN R L 3 C L 35pF R L 3 C L 35pF V V 5% 5% %V %V t MBB Test Circuit. Make-Before-Break Time elay, t MBB (AG Only) V R C L nf GN Q J = C L Test Circuit 7. Charge Injection 7

AG9/AG. F. F. F. F NETWORK ANALYZER NETWORK ANALYZER V GN 5 OFF IOLATION = LOG 5 R L 5 R 5 5 GN CHANNEL-TO-CHANNEL CROTALK = LOG V R 5 C7 /3(A) Test Circuit. Off Isolation Test Circuit. Channel-to-Channel Crosstalk. F. F NETWORK ANALYZER V GN 5 R L 5 ERTION LO = LOG WITH WITCH WITHOUT WITCH Test Circuit 9. Bandwidth OUTLE IMENION -Lead Mini mall Outline Package [MOP] (RM-) imensions shown in millimeters 3. BC -Lead mall Outline Transistor Package [OT-3] (RT-) imensions shown in millimeters.9 BC 5 7 5 3. BC.9 BC. BC 3. BC.5. P.5 BC.3. COPLANARITY.. MAX EATG PLANE.3. COMPLIANT TO JEEC TANAR MO-7AA Revision History.. Updated OUTLE IMENION.........................................................................3.5.9 P.5 MAX.3..95 BC.5 BC.5 MAX.. EATG PLANE COMPLIANT TO JEEC TANAR MO-7BA Location Page /3 ata heet changed from REV. to. Edits to PECIFICATION............................................................................... Updated ORERG GUIE...............................................................................5.3