Shelf-Life Evaluation of Lead-Free Component Finishes



Similar documents
LM5030 LM5030 Application: DC - DC Converter Utilizing the Push-Pull Topology

Application Note AN107

LM556 LM556 Dual Timer

Data sheet acquired from Harris Semiconductor SCHS078C -- Revised October 2003

Design Note DN304. Cebal CCxxxx Development Tools USB Driver Installation Guide By Åsmund B. Bø. Keywords. 1 Introduction

LM709 LM709 Operational Amplifier

AMC1100: Replacement of Input Main Sensing Transformer in Inverters with Isolated Amplifier

Importing a SPICE NetList Into TINA9-TI

SDLS940A MARCH 1974 REVISED MARCH Copyright 1988, Texas Instruments Incorporated

Data sheet acquired from Harris Semiconductor SCHS067B Revised July 2003

54LS174,54LS175,DM54LS174,DM54LS175, DM74LS174,DM74LS175

Data sheet acquired from Harris Semiconductor SCHS087D Revised October 2003

Data sheet acquired from Harris Semiconductor SCHS020C Revised October 2003

LM388 LM W Audio Power Amplifier

SDLS068A DECEMBER 1972 REVISED OCTOBER Copyright 2001, Texas Instruments Incorporated

APPLICATION NOTE BUILDING A QAM MODULATOR USING A GC2011 DIGITAL FILTER CHIP

Providing Continuous Gate Drive Using a Charge Pump


Analysis of Power Supply Topologies for IGBT Gate Drivers in Industrial

ZigBee Sensor Monitor SWRU157D 2008 Low-Power RF

with Ultra-Fast Transient Response and High Light-Load Efficiency

Ultrasonic Sensing Basics for Liquid Level Sensing, Flow Sensing, and Fluid

LM1851 LM1851 Ground Fault Interrupter

Evaluating the complex configuration options of the Texas Instruments advanced fuel gauges can be


CD4071B Quad 2-Input OR Gate CD4072B Dual 4-Input OR Gate CD4075B Triple 3-Input OR Gate

DS8907 DS8907 AM/FM Digital Phase-Locked Loop Frequency Synthesizer

Data sheet acquired from Harris Semiconductor SCHS049C Revised October 2003

AN-225 IC Temperature Sensor Provides Thermocouple Cold-Junction

LM138,LM338. LM138/LM338 5-Amp Adjustable Regulators. Literature Number: SNVS771A

AN-1733 Load Transient Testing Simplified

Design Note DN004. Folded Dipole Antenna for CC25xx By Audun Andersen. Keywords. 1 Introduction CC2500 CC2550 CC2510 CC2511

DC/DC LED Lighting Developer s Kit Hardware

AN-1963 IEEE 1588 Synchronization Over Standard Networks Using the

Using C to Access Data Stored in Program Memory on the TMS320C54x DSP

Application Report. 1 Description of the Problem. Jeff Falin... PMP Portable Power Applications ABSTRACT

Design Note DN041. Using CC253X or CC254X with Dipole PCB Antennas. Keywords. 1 Introduction. By Espen Wium CC2530 CC2531 CC2533 CC2540 CC2541

Thumbus2300. User's Guide. 1 Introduction. 1.1 Features. 1.2 Kit Contents

PACKAGE OPTION ADDENDUM

RF37S114 Tag-it HF-I Type 5 NFC, ISO/IEC Transponder, 4 mm 4 mm

TI and ibiquity Introduce Industry s Lowest Cost Single-Chip AM/FM and HD Radio Baseband John Gardner Digital Radio Marketing Manager

LMS8117A LMS8117A 1A Low-Dropout Linear Regulator

Component Reliability After Long Term Storage

AN-311 Theory and Applications of Logarithmic Amplifiers

V OUT. I o+ & I o- (typical) 2.3A & 3.3A. Package Type

Evaluation of Nickel/Palladium-Finished ICs With Lead-Free Solder Alloys

µa7800 SERIES POSITIVE-VOLTAGE REGULATORS

TL081 TL081 Wide Bandwidth JFET Input Operational Amplifier

Wireless Subwoofer TI Design Tests

ORDERING INFORMATION. TOP-SIDE MARKING PDIP N Tube SN74LS07N SN74LS07N PACKAGE. SOIC D Tape and reel SN74LS07DR

TRF7960 Evaluation Module ISO Host Commands

AN-1900 LM3150 Evaluation Boards

Calculating Gain for Audio Amplifiers

Texas Instruments. FB PS LLC Test Report HVPS SYSTEM AND APPLICATION TEAM REVA

SN54165, SN54LS165A, SN74165, SN74LS165A PARALLEL-LOAD 8-BIT SHIFT REGISTERS

Multi-Transformer LED TV Power User Guide. Anderson Hsiao

Customer Service Note Lead Frame Package User Guidelines

HF Antenna Cookbook. Technical Application Report March Radio Frequency Identification Systems

Optical Implementation Using IEEE-1394.b

AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface (RMII ) Mode

Using Code Coverage and Multi-event Profiler in Code Composer Studio v2.3 for Robustness and Efficiency Analyses

LM5025,LM5026,LM5034 Operation and Benefits of Active-Clamp Forward Power Converters

Smart Codec Features in TMS320DM365

LM3444 MR16 Boost Reference Design for Non-Dimming & Dimming LED Applications

6 Output With 1 kω in Series Between the Output and Analyzer Output With RC Low-Pass Filter (1 kω and 4.7 nf) in Series Between the Output

AN-1862 Reducing Radiated Emissions in Ethernet 10/100 LAN Applications

1OE 3B NC 3B V GND ORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3125RGYR CU125. SOIC D Tape and reel SN74CBT3125DR

description typical application

LM2900,LM3301,LM3900. LM2900/LM3900/LM3301 Quad Amplifiers. Literature Number: SNOSBV6

description V CC A CLR BO CO LOAD C D B Q B Q A DOWN UP Q C Q D GND D OR N PACKAGE (TOP VIEW) SDFS031A D3693, JANUARY 1991 REVISED OCTOBER 1993

High-voltage reinforced isolation:

Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages

Controlling TAS5026 Volume After Error Recovery

Application Report. 1 Introduction. 2 Resolution of an A-D Converter. 2.1 Signal-to-Noise Ratio (SNR) Harman Grewal... ABSTRACT

MM58274C MM58274C Microprocessor Compatible Real Time Clock

Filter Design in Thirty Seconds

Demystifying digital signal processing (DSP) programming: The ease in realizing implementations with TI DSPs

RoHS-Compliant Through-Hole VI Chip Soldering Recommendations

TrxEB RF PER Test Software Example. User s Guide SWRU296

SN54LVT574, SN74LVT V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS

Programming the On-Chip Flash Memory in a Stellaris Microcontroller. Application Note. Copyright Texas Instruments

August 2001 PMP Low Power SLVU051

Self Qualification Results

Designing Gain and Offset in Thirty Seconds

Technical Note Recommended Soldering Parameters

PDS5100H. Product Summary. Features and Benefits. Mechanical Data. Description and Applications. Ordering Information (Note 5) Marking Information

How To Close The Loop On A Fully Differential Op Amp

AVAILABLE OPTIONS SMALL OUTLINE (D)

Features. Case: TO (2), TO-220F-3 (Option 1), TO (1) and TO Power Management Instrumentation

17 IMPLEMENTATION OF LEAD-FREE SOLDERING TECHNOLOGY. Eva Kotrčová České Vysoké Učení Technické Fakulta Elektrotechnická Katedra Elektrotechnologie

Design Note DN002. Practical Sensitivity Testing By Morten Engjom. Keywords. 1 Introduction. Receiver Testing Sensitivity

AND8464/D. Board Level Application Note for 0402, 0502 and 0603 DSN2 Packages APPLICATION NOTE

LMC835 LMC835 Digital Controlled Graphic Equalizer

Choosing Inductors and Capacitors for DC/DC Converters

Solutions without Boundaries. PCB Surface Finishes. Todd Henninger, C.I.D. Sr. Field Applications Engineer Midwest Region

Transcription:

Application Report SZZA046 - June 2004 Shelf-Life Evaluation of Lead-Free Component Finishes Douglas W. Romm, Donald C. Abbott, and Bernhard Lange ABSTRACT The integrated circuit (IC) industry is converting to lead (Pb)-free termination finishes for leadframe-based packages. IC component users need to know the maximum length of time that components can be stored prior to being soldered. This study predicts shelf life of the primary Pb-free finishes being proposed by the industry. Components were exposed to a controlled environment, with known aging acceleration factors. The Pb-free components were exposed to a Battelle Class 2 environment both in and outside of their normal packing materials. Results show that the Pb-free-finished ICs stored in tubes, trays, or tape-and-reel packing material pass solderability testing after 96-h exposure to the Class 2 environment. This exposure correlates to eight years in an uncontrolled indoor environment, such as a warehouse. Contents Introduction............................................................................. 4 Background............................................................................. 4 Procedure............................................................................... 5 Assessment Methods and Results........................................................ 8 Visual Examination.................................................................... 8 Surface-Mount Solderability Test........................................................ 8 Corrosion Products Analysis............................................................ 9 Wetting-Balance Results.............................................................. 11 Board Mount........................................................................ 12 Visual Appearance of Solder Joints..................................................... 14 Cross Sections of Solder Joints........................................................ 16 Lead Pull........................................................................... 18 Summary of Results..................................................................... 20 Conclusion............................................................................. 20 Acknowledgments...................................................................... 20 References............................................................................. 21 Trademarks are the property of their respective owners. 1

List of Figures 1. Schematic of MFG Chamber............................................................. 5 2. Group 1A NiPdAu 0.01-µm Pd, Loose,, 25, Bottom Lead View.......................... 9 3. Group 1A NiPdAu 0.01-µm Pd, Loose,, 200.......................................... 9 4. Group 2A NiPdAu 0.02-µm Pd, Loose,, 25.......................................... 10 5. Group 2A NiPdAu 0.02-µm Pd, Loose,, 25.......................................... 10 6. Group 3A NiPdAu 0.02-µm Pd, Loose,, 25.......................................... 10 7. Group 3A NiPdAu 0.02-µm Pd, Loose,, 200......................................... 10 8. Group 6A NiPdAu 0.02-µm Pd, Loose,, 25.......................................... 11 9. Group 6A NiPdAu 0.02-µm Pd, Loose,, 200......................................... 11 10. Reflow Profile Used for 20-Pin SOIC Units............................................... 13 11. Reflow Profile Used for 16-Pin SOIC Units............................................... 13 12. Group 1A, NiPdAu Finish, Stored Loose, 96-h Exposure................................... 14 13. Group 1B, NiPdAu Finish, Stored in Tubes, 96-h Exposure................................ 14 14. Group 2A, NiPdAu Finish, Stored Loose, 96-h Exposure................................... 14 15. Group 2B, NiPdAu Finish, Stored in Tubes, 96-h Exposure................................ 14 16. Group 3A, NiPd Finish, Stored Loose, 96-h Exposure..................................... 14 17. Group 3B, NiPd Finish, Stored in Tubes, 96-h Exposure................................... 14 18. Group 4A, Sn Finish, Stored Loose, 96-h Exposure....................................... 15 19. Group 4B, Sn Finish, Stored in Tubes, 96-h Exposure..................................... 15 20. Group 5A, SnPb Finish, Stored Loose, 96-h Exposure.................................... 15 21. Group 5B, SnPb Finish, Stored in Tubes, 96-h Exposure.................................. 15 22. Group 6A, NiPdAu-Ag Finish, Stored Loose, 96-h Exposure............................... 15 23. Group 6B, NiPdAu-Ag Finish, Stored in Tubes, 96-h Exposure............................. 15 24. Group 1A, NiPdAu Finish, Stored Loose, 96-h Exposure................................... 16 25. Group 1B, NiPdAu Finish, Stored in Tubes, 96-h Exposure................................ 16 26. Group 2A, NiPdAu Finish, Stored Loose, 96-h Exposure................................... 16 27. Group 2B, NiPdAu Finish, Stored in Tubes, 96-h Exposure................................ 16 28. Group 3A, NiPd Finish, Stored Loose, 96-h Exposure..................................... 17 29. Group 3B, NiPd Finish, Stored in Tubes, 96-h Exposure................................... 17 30. Group 4A, Sn Finish, Stored Loose, 96-h Exposure....................................... 17 31. Group 4B, Sn Finish, Stored in Tubes, 96-h Exposure..................................... 17 32. Group 5A, SnPb Finish, Stored Loose, 96-h Exposure.................................... 18 33. Group 5B, SnPb Finish, Stored in Tubes, 96-h Exposure.................................. 18 34. Group 6A, NiPdAu-Ag Finish, Stored Loose, 96-h Exposure............................... 18 35. Group 6B, NiPdAu-Ag Finish, Stored in Tubes, 96-h Exposure............................. 18 36. Average Lead-Pull Force for Sample Groups 1 3......................................... 19 37. Average Lead-Pull Force for Sample Groups 4 6......................................... 19 2 Shelf-Life Evaluation of Lead-Free Component Finishes

List of Tables SZZA046 1. Battelle Class 2 MFG Test Conditions..................................................... 6 2. Component Evaluation.................................................................. 7 3. Ni, Pd, and Au Thickness Measurements.................................................. 7 4. Visual-Inspection Results................................................................ 8 5. Solderability Test Results................................................................ 9 6. Wetting-Balance Results (Time to Wet, in Seconds)........................................ 12 Shelf-Life Evaluation of Lead-Free Component Finishes 3

Introduction This study determines the shelf life of integrated circuit (IC) packages with lead (Pb)-free finishes on their leads or terminations. TI defines lead (Pb)-free or Pb-free to mean RoHS[1] compatible, including a lead concentration that does not exceed 0.1% of total product weight and, if designed to be soldered, suitable for use in specified lead-free soldering processes.[2] Any product designed to be soldered and designated as Pb-free by TI does not simply utilize a Pb-free finish, but is also suitable for use in high-temperature soldering (250 C/260 C), per the applicable industry standards. Palladium (Pd)-based finishes are the primary Pb-free finishes used for leadframes plated prior to assembly of the IC package.[3,4,5] Pd-based finishes included in this study are nickel/palladium (NiPd), nickel/palladium/gold (NiPdAu), and nickel/palladium/gold/silver (NiPdAu-Ag). Matte tin (Sn) is a Pb-free finish also being proposed as a replacement for tin/lead (SnPb) plating. Components with matte-sn-finished leads and, as a control, components with SnPb-finished leads are included in this study. The Sn or SnPb finish is plated after molding of the IC package. An assessment of the shelf life of NiPd-finished components was done in the past by exposure of NiPd-finished components to Battelle Class 2 mixed flowing gas (MFG) conditions. That study showed no degradation of soldering performance after an exposure period that correlated to eight years of shelf storage.[6] In another study, solderability and board-mount testing on NiPd-finished units that had been stored for 51 months showed no degradation in soldering performance of the NiPd-finished units.[7] This follow-up shelf-life study was prompted by the expanded use of NiPdAu finish, as well as plans for the use of matte-sn finishes by some IC manufacturers and subcontract assembly/test houses supplying Pb-free packages. Background One method used to assess shelf life, as measured by component lead solderability, is to expose the subject devices to a known, controlled atmosphere that accelerates the effects of normal environmental exposure. This is a useful tool if reasonable care is taken to select a test method and conditions so that the time acceleration factor is valid, and the failure mechanisms are consistent with real-world conditions. Steam conditioning (formerly known as steam aging) of the IC units prior to solderability testing is a common procedure used in the industry. Previous work has shown that when Pd-finish components are steam conditioned, mold resins or other organic residue may be deposited onto the surface of the Pd. Such deposits prevent dissolution of the Pd during solderability testing.[5] The solderability mechanism of NiPd or NiPdAu is dissolution of the Pd (and Au, if present) and wetting the Ni. In contrast, for SnPb- and Sn-finished leads, the soldering mechanism is a fusing (melting) of the Sn or SnPb on the lead and wetting to the Cu base metal. If contaminants from steam conditioning are on the surface of either Sn or SnPb, they float from the finish surface when it melts. This artifact of the steam conditioning process does not correlate with actual storage conditions for NiPd- or NiPdAu-plated leads. Steam conditioning prior to solderability testing has proven to be a nonreproducible method for predicting solderability performance of NiPd and similar nonfusible coatings. For the shelf-life study documented in this report, a conditioning method was used with known acceleration factors and with a mechanism approximating that seen in the real world. 4 Shelf-Life Evaluation of Lead-Free Component Finishes

Procedure To study shelf life by solderability testing of surface-mount ICs, a Battelle Class 2 MFG environment was selected. This test has been well characterized by previous work and represents a slightly corrosive indoor atmosphere where the gas concentrations and humidity levels result in corrosion of plated copper (Cu) materials, but not copper creep corrosion.[8,9] Class 2 environments generally are described as indoor environments having no humidity control, such as that typically found in a warehouse. This test was conducted in a MFG chamber designed to the schematic shown in Figure 1. The test conditions are shown in Table 1 and are described in detail in ASTM B827 92.[9] Permeation Tube Chambers Exhaust Exhaust Test Chamber H 2 S NO 2 CI 2 Perforated Lucite Baffle Circulation Fan Purified Air Purified Air Distribution Manifold Figure 1. Schematic of MFG Chamber Interior of Humidity Cabinet Shelf-Life Evaluation of Lead-Free Component Finishes 5

Table 1. Battelle Class 2 MFG Test Conditions TEST CONDITION Cl2 concentration NO2 concentration H2S concentration 10 ± 3 ppb RANGE 200 ± 50 ppb 10 ± 5 ppb Relative humidity 70 + 3%/ 0% Temperature 30 ± 2 C Chamber volume change Acceleration factor 3 to 6 times per hour 400 1000 It is important to include standard reactivity coupons along with the test specimens. Measurement of mass gain on the coupons confirms that proper test conditions were achieved and facilitates verification of acceleration factors.[11] Subject surface-mount IC devices, with the various finishes (see Table 2), were placed in the chamber, both unprotected and partially protected from the gas flow. Unprotected samples were totally exposed to the MFG environment, i.e., placed in an open petri dish. Additional samples from the same lots were left in the typical (opened) packing used in product shipment. SOICs were left in shipping tubes and in tape-and-reel packing materials. None of the parts were in hermetic anti-static bags or cardboard shipping/packing boxes when tested. The minimum specified thickness and vacuum X-ray fluorescence thickness measurements of samples from each of the Pd-based lots are shown in Table 3. No thickness measurements were done on the Sn and SnPb lots that were obtained from commercial sources. The attenuation effect of the packing materials (tubes and trays) was significant. Abbott (of Battelle) has stated that the attenuation by packing materials is perhaps the major reason that electronic components can perform reliably in field environments.[12] Virtually any type of packing provides some degree of environmental attenuation compared to free-surface exposure. One could speculate that the corrosion kinetics are controlled by Fick s third law, because the reactive species are in the gas phase, and gas concentration at the metal surface controls the corrosion rate. This can be contrasted with the steam conditioning mechanism, which seems not to mimic storage conditions for Pd-based Pb-free finishes. Device samples and reactivity coupons were removed from the chamber at 24, 48, 72, and. Visual microscopic examination was used to grade the effects of the gas exposure, followed by solderability testing. Mass gain measurements of the reactivity coupons confirmed reaction rates and established the appropriate acceleration factor. 6 Shelf-Life Evaluation of Lead-Free Component Finishes

Table 2. Component Evaluation GROUP READ POINT PACKAGE FINISH PACKING NO. 0 h 1A Loose X 1B 20-pin SOIC NiPdAu 0.01-µm (0.4-µ ) Pd Tube X X 1C Tape X 2A Loose X 2B 20-pin SOIC NiPdAu 0.02-µm (0.8-µ ) Pd Tube X X 2C Tape X 3A Loose X 3B 20-pin SOIC NiPd Tube X X 3C Tape X 4A Loose X 4B 16-pin SOIC Matte Sn Tube X X 4C Tape X 5A Loose X 5B 16-pin SOIC SnPb Tube X X 5C Tape X 6A Loose X 6B 16-pin SOIC NiPdAu-Ag Tube X X 6C Tape X GROUP NO. Table 3. Ni, Pd, and Au Thickness Measurements PACKAGE FINISH METAL 1 20-pin SOIC 2 20-pin SOIC NiPdAu 0.01-µm (0.4-µ ) Pd NiPdAu 0.02-µm (0.8-µ ) Pd MIN SPECIFIED THICKNESS MEAN STANDARD DEVIATION Ni 0.5 µm (20 µ ) 0.64 µm (25 µ ) 0.02 Pd 0.01 µm (0.4 µ ) 0.01 µm (0.4 µ ) 0.0005 Au 0.003 µm (30 Å) 0.0035 µm (35 Å) 1.2 Ni 0.5 µm (20 µ ) 0.61 µm (24 µ ) 0.05 Pd 0.02 µm (0.8-µ ) 0.026 µm (1 µ ) 0.003 Au 0.003 µm (30 Å) 0.0036 µm (36 Å) 1.0 Ni 1.0 µm (40 µ ) 1.10 µm (44 µ ) 0.066 3 20-pin SOIC NiPd Pd 0.075 µm (3 µ ) 0.100 µm (4 µ ) 01 Au NA NA NA Ni 0.10 µm (4 µ ) 0.75 µm (30 µ ) 0.047 6 16-pin SOIC NiPdAu-Ag Pd 0.02 µm (0.8 µ ) 0.036 µm (1.4 µ ) 0.002 Au (Ag) 0.003 µm (30 Å) 0.0043 µm (43 Å) 0.045 Shelf-Life Evaluation of Lead-Free Component Finishes 7

Assessment Methods and Results Visual Examination Parts from each of the matrix cells were examined under a microscope at up to 40 magnification. The parts were graded subjectively as to the amount of corrosion products seen on the lead surfaces. An arbitrary scale of 0 to 5 was used, with 0 indicating no corrosion and 5 indicating severe corrosion. Only the loose parts showed corrosion. None approached level 5. The Ag-bearing samples showed relatively more corrosion, likely from the Ag/S tarnish reaction. For subsequent solderability testing, only the 0- and 96-h specimens were tested. A summary of the visual-inspection results for all samples is shown in Table 4. Table 4. Visual-Inspection Results GROUP NO. DESCRIPTION PACKING 0 h 24 h 48 h 72 h 1A NiPdAu 0.01-µm (0.4-µ ) Pd Loose 0 2 2 2 2.5 1B NiPdAu 0.01-µm (0.4-µ ) Pd Tube 0 0 0 0 0 1C NiPdAu 0.01-µm (0.4-µ ) Pd Tape 0 0 0 0 0 2A NiPdAu 0.02-µm (0.8-µ ) Pd Loose 0 1 2 2 2 2B NiPdAu 0.02-µm (0.8-µ ) Pd Tube 0 0 0 0 0 2C NiPdAu 0.02-µm (0.8-µ ) Pd Tape 0 0 0 0 0 3A NiPd SL-spot Pd Loose 0 0 1 1 1 3B NiPd SL-spot Pd Tube 0 0 0 0 0 3C NiPd SL-spot Pd Tape 0 0 0 0 0 4A Matte Sn Loose 0 0 0 0 0 4B Matte Sn Tube 0 0 0 0 0 4C Matte Sn Tape 0 0 0 0 NA(1) 5A SnPb Loose 0 0 0 0 0 5B SnPb Tube 0 0 0 0 0 5C SnPb Tape 0 0 0 0 NA(1) 6A NiPdAu-Ag Revision 2 Loose 0 3 3 4 3.5 6B NiPdAu-Ag Revision 2 Tube 0 0 0 0 0 6C NiPdAu-Ag Revision 2 Tape 0 0 0 0 0 (1) NA = not available Surface-Mount Solderability Test Solderability of the components was judged with the surface-mount process simulation test method per IPC/EIA/JEDEC J STD 002B, test method S.[13] This test simulates the reflow environment during surface-mount device board mounting. Testing has shown that this method is more appropriate for surface-mount devices than the traditional dip-and-look method. The results for the surface-mount process simulation test method are shown in Table 5. There were no failures for any of the units tested. 8 Shelf-Life Evaluation of Lead-Free Component Finishes

GROUP NO. Table 5. Solderability Test Results B (0 h, TUBE)(1) A (, LOOSE)(1) B (, TUBE)(1) C (, TAPE)(1) 1 2/0 5/0 5/0 5/0 2 2/0 5/0 5/0 5/0 3 1/0 5/0 5/0 5/0 4 2/0 5/0 5/0 5/0 5 2/0 5/0 5/0 5/0 6 3/0 5/0 5/0 5/0 (1) Sample size/number of failures The accept/reject criteria in J-STD-002B is all leads shall exhibit a continuous solder coating free from defects for a minimum of 95% of the critical surface area of any individual termination. For the surface-mount packages tested, the critical area is defined as the underside of the leads, plus both sides of the leads up to 1 the lead thickness. Corrosion Products Analysis The corrosion products on the surface of representative parts were analyzed by SEM/EDAX and Auger. This was done for the control samples (0 h) and for the most heavily corroded parts (). Micrographs are shown in Figures 2 9. The level of corrosion on the loose parts in the petri dishes is evident. Auger analysis of the corrosion deposits confirmed that the predominant species are oxides and chlorides of Cu, with a minor amount of Cu sulfides present. These results are consistent with the nature of corrosion products produced by the gases in the Battelle Class 2 environment. That the surface-mount solderability tests showed no failures indicates that the deposits are quite thin and easily removed by the flux system in the solder paste. Figure 2. Group 1A NiPdAu 0.01- m (0.4- ) Pd, Loose,, 25, Bottom Lead View Figure 3. Group 1A NiPdAu 0.01- m (0.4- ) Pd, Loose,, 200 Shelf-Life Evaluation of Lead-Free Component Finishes 9

Figure 4. Group 2A NiPdAu 0.02- m (0.8- ) Pd, Loose,, 25 Figure 5. Group 2A NiPdAu 0.02- m (0.8- ) Pd, Loose,, 200 Figure 6. Group 3A NiPdAu 0.02- m (0.8- ) Pd, Loose,, 25 Figure 7. Group 3A NiPdAu 0.02- m (0.8- ) Pd, Loose,, 200 10 Shelf-Life Evaluation of Lead-Free Component Finishes

Figure 8. Group 6A NiPdAu 0.02- m (0.8- Pd, Loose,, 25 Figure 9. Group 6A NiPdAu 0.02- m (0.8- Pd, Loose,, 200 Auger also confirmed that the Cu-bearing compound deposits seen in the micrographs are thin. Twenty seconds of sputtering was sufficient to bring the surface composition of an area with corrosion products to that of a corrosion-free area. (This thickness is roughly equivalent to sputtering 0.0012 µm (12 Å) of tantalum oxide.) Wetting-Balance Results Soldering performance of the component leads was evaluated for each group using the wetting balance. Table 6 shows the time-to-cross-zero axis in seconds for each group. If a sample did not wet (cross the zero axis) during the 10 s of test time, the sample is marked as DNW. In some cases (marked NA), measurement issues impacted the ability to get a reading. The corrosion attenuation effects of the packing materials can be seen in the wetting-balance results. With the NiPdAu versions, non-wetting was seen on units exposed to in the MFG environment when the units were exposed loose or outside of normal packing materials. However, units exposed to the same test conditions show very short (good) wetting times when the units were exposed to the MFG conditions while in normal packing materials (tube or tape and reel). Shelf-Life Evaluation of Lead-Free Component Finishes 11

Table 6. Wetting-Balance Results (Time to Wet in Seconds) GROUP READ POINT PACKAGE FINISH PACKING NO. 0 h 1A Loose DNW 1B 20-pin SOIC NiPdAu 0.01-µm (0.4-µ ) Pd Tube 0.46 0.48 1C Tape 0.66 2A Loose DNW 2B 20-pin SOIC NiPdAu 0.02-µm (0.8-µ ) Pd Tube 0.57 NA 2C Tape 0.59 3A Loose 5 3B 20-pin SOIC NiPd Tube 2.43 NA 3C Tape 0.54 4A Loose 1.1 4B 16-pin SOIC Matte Sn Tube 0.29 0.9 4C Tape 0.83 5A Loose 0.7 5B 16-pin SOIC SnPb Tube 0.11 0.38 5C Tape 0.68 6A Loose DNW 6B 16-pin SOIC NiPdAu-Ag Tube NA 0.32 6C Tape 0.22 Board Mount Units from each group were soldered to PWBs after 0- and 96-h exposure. Appearance of the board-mount solder joints was documented, and lead pull was performed to judge the mechanical strength of the solder joint. Cross sections were taken for each group to determine the solder wetting performance to the underside of the lead. The no-clean solder paste used for board mount was a commercially available Pb-free alloy with composition of 95.5Sn/4Ag/0.5Cu. Reflow profiles used are shown in Figures 10 and 11. 12 Shelf-Life Evaluation of Lead-Free Component Finishes

The board-mount performance (Figures 12 23) was very good for all groups, including the units that were stored outside of packing materials. Figure 10. Reflow Profile Used for 20-Pin SOIC Units Figure 11. Reflow Profile Used for 16-Pin SOIC Units Shelf-Life Evaluation of Lead-Free Component Finishes 13

Visual Appearance of Solder Joints Figure 12. Group 1A, NiPdAu Finish, Stored Loose, 96-h Exposure Figure 13. Group 1B, NiPdAu Finish, Stored in Tubes, 96-h Exposure Figure 14. Group 2A, NiPdAu Finish, Stored Loose, 96-h Exposure Figure 15. Group 2B, NiPdAu Finish, Stored in Tubes, 96-h Exposure Figure 16. Group 3A, NiPd Finish, Stored Loose, 96-h Exposure Figure 17. Group 3B, NiPd Finish, Stored in Tubes, 96-h Exposure 14 Shelf-Life Evaluation of Lead-Free Component Finishes

Figure 18. Group 4A, Sn Finish, Stored Loose, 96-h Exposure Figure 19. Group 4B, Sn Finish, Stored in Tubes, 96-h Exposure Figure 20. Group 5A, SnPb Finish, Stored Loose, 96-h Exposure Figure 21. Group 5B, SnPb Finish, Stored in Tubes, 96-h Exposure Figure 22. Group 6A, NiPdAu-Ag Finish, Stored Loose, 96-h Exposure Figure 23. Group 6B, NiPdAu-Ag Finish, Stored in Tubes, 96-h Exposure All groups exhibited good solder wetting. For all groups (1 6), all units exhibited good solder wetting performance after 96-h exposure, regardless of whether the units were stored loose or in tubes. The visual appearance of all solder joints pass when judged, based on criteria in J-STD-001.[14] Shelf-Life Evaluation of Lead-Free Component Finishes 15

Cross Sections of Solder Joints For all groups, all units exhibited good solder wetting performance, based on cross sections, after 96-h exposure, regardless of whether the units were stored loose or in tubes. The cross sections of all solder joints pass, when judged based on criteria in J-STD-001 (see Figures 24 35).[14] Figure 24. Group 1A, NiPdAu Finish, Stored Loose, 96-h Exposure Figure 25. Group 1B, NiPdAu Finish, Stored in Tubes, 96-h Exposure Figure 26. Group 2A, NiPdAu Finish, Stored Loose, 96-h Exposure Figure 27. Group 2B, NiPdAu Finish, Stored in Tubes, 96-h Exposure 16 Shelf-Life Evaluation of Lead-Free Component Finishes

Figure 28. Group 3A, NiPd Finish, Stored Loose, 96-h Exposure Figure 29. Group 3B, NiPd Finish, Stored in Tubes, 96-h Exposure Figure 30. Group 4A, Sn Finish, Stored Loose, 96-h Exposure Figure 31. Group 4B, Sn Finish, Stored in Tubes, 96-h Exposure Shelf-Life Evaluation of Lead-Free Component Finishes 17

Figure 32. Group 5A, SnPb Finish, Stored Loose, 96-h Exposure Figure 33. Group 5B, SnPb Finish, Stored in Tubes, 96-h Exposure Figure 34. Group 6A, NiPdAu-Ag Finish, Stored Loose, 96-h Exposure Figure 35. Group 6B, NiPdAu-Ag Finish, Stored in Tubes, 96-h Exposure Lead Pull Lead-pull testing determined the force needed to pull an individual IC lead from the PWB land pattern after soldering. First, to allow access to an individual lead on the PWB, the leads were cut near the package body. Next, with the leads separated from the package body, the PWB was fastened in a test fixture. Finally, the lead was pulled perpendicular to the PWB surface until it separated from the PWB. The rate of movement of the test device was 0.4 mm/s vertically to the board surface. Sample size for each group was ten leads. The force needed to pull the lead from the PWB was measured and recorded. 18 Shelf-Life Evaluation of Lead-Free Component Finishes

Figure 36 shows lead-pull data for the NiPdAu and NiPd finished components (groups 1 3), while Figure 37 shows lead-pull data for the matte Sn, SnPb, and NiPdAu-Ag components (groups 4 6). Results show essentially equivalent lead-pull values for each lead finish. The minimum lead-pull value specified by industry standards for non-temperature-cycled samples, with the lead cross-sectional area of the units tested, is 10 N.[15] All lead-pull values are above the minimum requirement. Also, note that lead-pull values basically are the same for units board mounted after 0- and 96-h exposure to the MFG environment, independent of whether the units were exposed loose (outside of normal packing materials) or while stored in standard packing materials. 40 35 30 Pull Force N 25 20 15 10 5 = Average 0 1B 0 h 1A 1B 1C 2B 0 h 2A 2B 2C 3B 0 h 3A 3B 3C Sample Group Figure 36. Average Lead-Pull Force for Sample Groups 1 3 40 35 30 Pull Force N 25 20 15 10 5 = Average 0 4B 0 h 4A 4B 4C 5B 0 h 5A 5B 5C 6B 0 h 6A 6B 6C Sample Group Figure 37. Average Lead-Pull Force for Sample Groups 4 6 Shelf-Life Evaluation of Lead-Free Component Finishes 19

Summary of Results Visual inspection at up to 40 showed distinguishable corrosion differences among specimens that were loose in petri dishes during the exposure intervals of 0, 24, 48, 72, and to the Battelle Class 2 environment. Specimens that were exposed while in tubes or tape and reel showed no visible corrosion (see Table 4). The surface-mount solderability test, JEDEC J-STD-002, showed no failures for any specimens tested after 96-h exposure to the Battelle Class 2 environment, regardless if they were loose, in tubes, or in tape and reel (see Table 5). SEM/EDX analysis and Auger analysis showed thin corrosion films composed primarily of oxides and chlorides of Cu. This is consistent with SEM/EDX found in the prior shelf-life study.[4] Wetting-balance data confirms a thin film of corrosion on the loose, 96-h NiPd- and NiPdAu-based finishes. These samples did not wet (DNW) in 10 s. The specimens that were exposed in tubes and in tape and reel for showed insignificant increases in wetting times. Visual inspection of the solder joints for board-mounted, 96-h, loose specimens showed that all solder joints passed J-STD-001. The cross sections of the board-mount solder joints all showed good wetting. Lead-pull values essentially are the same for units board mounted after 0- and 96-h exposure to the MFG environment, regardless of whether the units were exposed loose or while stored in standard packing materials. Conclusion The shelf life of integrated circuits with NiPdAu, NiPd, NiPdAu-Ag, matte Sn, and SnPb-finished leads is >8 years, as measured by solderability after exposure to a Battelle Class 2 MFG environment. Class 2 environments generally are described as indoor environments having no humidity control, such as those found in a warehouse. The results for the NiPd finish duplicate those found previously.[6] The attenuation effects of IC shipment packaging (tube and tape and reel) is again demonstrated with virtually no corrosion seen on parts that were in such packaging while exposed to of the Class 2 environment. Parts that were exposed directly to the Class 2 environment, i.e., in petri dishes, showed visual signs of corrosion that were substantiated by SEM/EDX and by wetting-balance results. However, even with visible thin films of corrosion, these parts easily passed surface-mount solderability testing and related board-mount testing visual, cross section, and lead pull. Acknowledgments The authors wish to recognize the following individuals for their professional assistance: Albert Haage and Thomas Refeld of Texas Instruments, Germany for board mounting, wetting balance, and lead-pull testing Dr. Al Hopkins of Texas Instruments, Attleboro, S&C Group for SEM/EDX and Auger work 20 Shelf-Life Evaluation of Lead-Free Component Finishes

References SZZA046 1. European Union s Restriction on Use of Hazardous Substances in Electrical and Electronic Equipment, or RoHS legislation, 2002/95/EC, which becomes effective July 1, 2006. 2. RoHS and lead-free status for particular TI parts is based on TI s current understanding of RoHS (i.e., 1000-ppm threshold for lead). 3. D. Abbott, R. Brook, N. McLellan, and J. Wiley, Palladium as a Lead Finish for Surface Mount Integrated Circuit Packages, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1991. 4. A. Murata and D. Abbott, Semicon Japan Technical Proceedings, 1990. 5. M. Kurihara, M. Mori, T. Uno, T. Tani, and T. Morikawa, SEMI Packaging Seminar Taiwan, 1997. 6. Shelf-Life Evaluation of Nickel/Palladium Lead Finish for Integrated Circuits, TI literature number SZZA002. 7. Steam-Age Evaluation of Nickel/Palladium Lead Finish for Integrated Circuits, TI literature number SZZA004. 8. W. Abbott, The Development and Performance Characteristics of Mixed Flowing Gas Test Environments, IEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1988. 9. G. Koch, W. Abbott, G. Davis, Corrosion of Electrical Connectors, Materials Performance Journal, National Association of Corrosion Engineers, 1988. 10. ASTM B827 92, Standard Practice for Conducting Mixed Flowing Gas (MFG) Environmental Tests, 1992. 11. ASTM B810 91, Standard Test Method for Calibration of Atmospheric Corrosion Test Chambers by Change in Mass of Copper Coupons, 1991. 12. W. Abbott, Comparison of Electronic Component Degradation in Field and Laboratory Environments, Materials Performance Journal, National Association of Corrosion Engineers, 1991. 13. IPC/EIA/JEDEC J-STD-002B, Solderability Tests for Components Leads, Terminations, Lugs, Terminals and Wires, Test S Surface Mount Process Simulation Test, February 2003. 14. IPC-A-610C, Acceptability of Electronic Assemblies, January 2000. 15. IEC 60068-2-21, Environmental Testing: Robustness of Terminations and Integral Mounting Devices, 1999. Shelf-Life Evaluation of Lead-Free Component Finishes 21

IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Audio www.ti.com/audio Communications and Telecom www.ti.com/communications Amplifiers amplifier.ti.com Computers and Peripherals www.ti.com/computers Data Converters dataconverter.ti.com Consumer Electronics www.ti.com/consumer-apps DLP Products www.dlp.com Energy and Lighting www.ti.com/energy DSP dsp.ti.com Industrial www.ti.com/industrial Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Security www.ti.com/security Logic logic.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense Power Mgmt power.ti.com Transportation and Automotive www.ti.com/automotive Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video RFID OMAP Mobile Processors Wireless Connctivity www.ti-rfid.com www.ti.com/omap www.ti.com/wirelessconnectivity TI E2E Community Home Page e2e.ti.com Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright 2011, Texas Instruments Incorporated