Intel Layout Checklist (version 1.0)
|
|
- Amanda Edwards
- 7 years ago
- Views:
Transcription
1 Intel Layout Checklist (version 1.0) Project Name Fab Revision Date Designer Intel Contact SECTION CHECK ITEMS REMARKS DONE General Obtain the most recent documentation and specification updates Documents are subject to frequent change COMMENTS Route the GLCI and MDI differential traces before routing the digital traces Place the at least 1 inch from the edge of the board. Layout of differential traces is critical. Refer to the design guide for detailed routing requirements. With closer spacing, fields can follow the surface of the magnetics module or wrap past edge of board. EMI may increase. Optimum location is approximately 1 inch behind the magnetics module. Place the RBIAS compensation resistor less than 1 inch from the Place the KBIAS compensation resistor less than 1 inch from the Place the JKCLK series resistor within 2 inches of the Route the JKCLK clock as a 50 Ω single-ended impedance (± 20%). Keep JKCLK at least 7 mils or more away from other traces. Clock Source Place crystal and load capacitors less than 0.75 inches from the Keep crystal lines 15 mils away from other signals. Keep crystal traces 6 mils in width. LCI Interface Design traces for 50 Ω single impedance (± 20%). The 33 Ω series resistor is required for signal integrity. Controlled impedance is required to reduce ringing and improve signal quality at the ICH. Keep 7 mil spacing to digital traces, I/O ports, and board edge. More spacing might be required to other high speed traces or clocks. This reduces EMI. This includes spacing to other digital traces, I/O ports, board edge, transformers, and differential pairs. 6 mils is best for low capacitance, which is important for crystal circuit frequency accuracy. Check trace impedance with an impedance calculator. Traces are 4 mils wide with 5 mils separation for designs with a dielectric thickness of 2.8 mils (nominal). 1
2 LCI Interface JTXD[2:0] and JRXD[2:0] signals are limited to a maximum length of 10 inches for ICH8 and 12 inches for ICH9. For long distances, thick traces are preferred over wide traces. Modify board stackup if necessary to avoid highly resistive traces. The length of each JTXD and JRXD trace must be equal in length to the JKCLK trace or up to 0.5 inches shorter than the JKCLK trace. The JKCLK trace must always be the longest trace in the group. If a length longer than 10 inches (12 inches ICH9) for JTXD[2:0] and JRXD[2:0] is needed, contact your Intel representative for assistance. MDI Differential Pairs Place LCI termination carefully. Design traces for 100 Ω differential impedance (± 20%) Place the at least 1 inch from the integrated magnetics module but less than 4 inches. Place the JTXD[2:0] termination close to the ICH. Place the JRXD[2:0] termination close to the Primary requirement for 10/100/1000 Mb/s Ethernet. Paired 50 Ω traces do not make 100 Ω differential. Check impedance calculator. With closer spacing, fields can follow the surface of the magnetics module or wrap past edge of board, increasing EMI. If the board does not have power and ground planes along the edge, the problem could be worse. Larger spacing increases the insertion loss of the MDI signals and decreases amplitude, which might cause IEEE failures. The optimum location is approximately 1 inch behind the magnetics module. Avoid highly resistive traces (for example, 4 mil traces longer than 4 inches) Make traces symmetrical If trace length is a problem, use thicker board dielectrics to allow wider traces. Thicker copper is even better than wider traces. Traces are 4 mils wide with 8 mils of separation (inside of a pair) for designs with a dielectric thickness of 2.8 mils (nominal). Pairs should be matched at pads, vias and turns. Rules for the autorouter should be carefully established. Asymmetry contributes to impedance mismatch. MDI pairs must not use autorouter. Do not make 90 bends. Bevel corners with turns based on 45 angles Minimize through holes (vias). If using through holes (vias), the budget is two 10 mil finished hole size vias per trace. Keep trace-to-trace length difference within each pair to less than 50 mils. Pair-to-pair trace length does not have to be matched as differences are not critical. Keep differential pairs 30 mils or more away from each other and away from parallel digital traces. This minimizes signal skew and common mode noise. Improves long cable performance. The difference between the length of longest pair and the length of the shortest pair should be approximately 2 inches. A 25% difference in length from the longest pair to the shortest pair is typical. This minimizes crosstalk and noise injection. Guard traces are generally not recommended and can reduce the impedance if done incorrectly. Reference the geometry of the platform design guide. 2
3 MDI Differential Pairs Keep traces at least 0.1 inches away from the board edge. Avoid unused pads and stubs along the traces Route traces on appropriate layers. This reduces EMI. Unused pads and stubs cause impedance discontinuities. Run pairs on different layers as needed to improve routing. Use layers adjacent to ground layers. There must be no splits in the GND planes. When differential signals transition from one board layer to another, place ground vias within 40 mils of the signal vias. If the differential signals transition from a ground referenced layer to a power referenced layer, place a decoupling capacitor on the power and ground within 40 mils of the signal vias. Avoid broadside coupling to traces on other layers. The broadside effect significantly increases the insertion loss and reduces signal quality. Make sure digital signals on adjacent layers cross at 90 angles. Magnetics Module Place MDI termination resistors and capacitors less than 0.25 inches from the Capacitors connected to center taps should be placed very close (less than 0.1 inch recommended) to integrated magnetics module. Deliver 1.8V to the magnetic center tap with a plane. GLCI Interface Design traces for 100 Ω differential impedance (± 20%) Long traces are allowed up to 13 inches, but avoid highly resistive traces. Make traces symmetrical. Improves IEEE performance by reducing reflections. Use symmetrical pads. Minimize any stubs. Placement contributes directly to IEEE performance. Narrow finger-like planes and very wide traces are allowed. If using traces, aim for 100 mils (minimum). Planes are lower inductance and lower resistance than traces and provide better IEEE performance. Paired 50 Ω traces do not make 100 Ω differential. Check impedance calculator. Traces are 4 mils wide with 8 mils of separation (inside of a pair) for designs with a dielectric thickness of 2.8 mils (nominal). For long distances, thick traces are preferred over wide traces. Modify board stackup if necessary to avoid highly resistive traces. Traces should be routed diagonal to the FR4 weave to maintain consistent impedance. If 1 ounce copper is used, minimum trace spacing within each differential pair must be >= 8 mils. GLCI trace lengths can be extended up to 13 inches by limiting the number of vias in the TX and RX paths of the GLCI traces to 4. Try to match the pairs at pads, vias and turns. Establish rules carefully for the autorouter. Asymmetry contributes to impedance mismatch. Do not make 90 bends. Bevel corners with turns based on 45 angles. 3
4 GLCI Interface Minimize through holes (vias). If using through holes (vias), the budget is six 10 mil finished hole size vias on the Rx traces, and 4 on the Tx traces. The Rx side vias must be reduced to 4 inches in order to increase the length of the GLCI buses to 13 inches. Keep traces close together within differential pairs. Keep trace-to-trace length difference within each pair to less than 10 mils. Traces are 4 mils wide with 8 mils of separation (inside of a pair) for designs with a dielectric thickness of 2.8 mils (nominal). If spacing is less than 6 mils, it is almost impossible to achieve >90 Ω differential impedance. Minimizes signal skew and reduces common mode conversion. Keep GLCI differential pairs approximately 15 mils or greater away from each other. The minimum separation is 15 mils for designs with a dielectric thickness of 2.8 mils (nominal). Minimizes crosstalk and noise injection. This includes spacing to other digital traces, I/O ports, board edge, transformers and differential pairs. If using a larger dielectric thickness, keep adjacent traces away by at least 6 times the dielectric thickness. For example, 4.5 mil thick FR4; spacing >= 27 mils. Keep traces greater than 0.1 inch from the board edge. Reduces EMI. Avoid unused pads and stubs along the traces. Use 0 Ω resistors sparingly if needed. Route traces on appropriate layers always reference to GND. Run pairs on different layers as needed to improve routing. Use layers adjacent to ground layers. There must be no splits in the GND planes. When differential signals transition from one board layer to another, place ground vias within 40 mils of the signal vias. If the differential signals transition from a ground referenced layer to a power referenced layer, place a decoupling cap on the power and ground within 40 mils of the signal vias. Avoid broadside coupling to traces on other layers. The broadside effect significantly increases the insertion loss and reduces signal quality. Make sure digital signals on adjacent layers cross at 90 angles. For the GLCI interface, place AC coupling capacitors close to the transmitters. The AC coupling is always at the transmitter on the GLCI interface. Power Supply and Signal Ground Keep the routed length of the CTRL_10 and CTRL_18 signals to the external PNP transistors less than 1 inch. This reduces oscillation and ripple in the power supply. Route the CTRL_10 and CTRL_18 signals as 12 mil wide traces. Keep CTRL_10 and CTRL_18 lines greater than 10 mils away from other signals. Low inductance and low capacitance feedback paths reduce oscillations and ripple in the power supply. This includes spacing to other digital traces, I/O ports, board edge, transformers and differential pairs. 4
5 Power Supply Use planes to deliver power. and Signal Ground Use decoupling and bulk capacitors generously. Verify that the PNP transistors have a 1/2 inch x 1/2 inch thermal relief plane on layer 1. Narrow finger-like planes and very wide traces are allowed. If using traces, aim for 100 mils (minimum). Planes are lower inductance and lower resistance than traces. Place decoupling and bulk capacitors close to the 82566, with some along every side, using short, wide traces and large vias. If power is distributed on traces, bulk capacitors should be used at both ends. The extra copper on layer 1 reduces the Theta-ja of the transistor, which improves the power dissipation. Shape is not important, but surface area is important. Connect the thermal relief to the ground plane with 5 vias to minimize the inductance in the power delivery circuit IVRd: Apply to both the 1.0V and the 1.8V external PNP transistors IVRi: Applies to the 1.8V external PNP transistor. The 1.0V external PNP transistor is not present. Chassis Ground Consider using a separate chassis ground for the LAN connector. Consider placing ground stitching capacitors. If using a discrete magnetics module, provide a separate chassis ground island to ground the shroud of the RJ- 45 connector and to terminate the line side of the magnetics module. This design improves EMI behavior. Split in ground plane should be at least 50 mils wide. Split should run under center of magnetics module. Differential pairs never cross the split. without USB, provide a separate chassis ground island to ground around the RJ- 45 connector. Split in ground plane should be at least 50 mils wide. with USB, do not use a separate chassis ground without USB, place 4-6 pairs of pads for stitching capacitors to bridge the gap from chassis ground to signal ground. Determine exact number and values empirically based on EMI performance. Expect to populate approximately two capacitor sites. with USB, do not use stitching capacitors. LED Circuits Keep LED traces away from sources of noise, for example, high speed digital traces running in parallel. LED traces can carry noise into integrated magnetics modules, RJ-45 connectors, or out to the edge of the board, increasing EMI. 5
6 LED Circuits If using decoupling capacitors on LED lines, place them carefully. Capacitors on LED lines should be placed near the LEDs (typically adjacent to integrated magnetics module). INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Intel products are not intended for use in medical, life saving, life sustaining applications. Intel may make changes to specifications and product descriptions at any time, without notice. This document contains information on products in the design phase of development. The information here is subject to change without notice. Do not finalize a design with this information. The Gigabit Ethernet Controller may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. *Other names and brands may be claimed as the property of others. Copyright Intel Corporation 2004, 2005,
PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide
Application Note PL-277x Series SuperSpeed USB 3.0 SATA Bridge Controllers PCB Layout Guide Introduction This document explains how to design a PCB with Prolific PL-277x SuperSpeed USB 3.0 SATA Bridge
More informationThis application note is written for a reader that is familiar with Ethernet hardware design.
AN18.6 SMSC Ethernet Physical Layer Layout Guidelines 1 Introduction 1.1 Audience 1.2 Overview SMSC Ethernet products are highly-integrated devices designed for 10 or 100 Mbps Ethernet systems. They are
More informationInterfacing Intel 8255x Fast Ethernet Controllers without Magnetics. Application Note (AP-438)
Interfacing Intel 8255x Fast Ethernet Controllers without Magnetics Application Note (AP-438) Revision 1.0 November 2005 Revision History Revision Revision Date Description 1.1 Nov 2005 Initial Release
More informationEatman Associates 2014 Rockwall TX 800-388-4036 rev. October 1, 2014. Striplines and Microstrips (PCB Transmission Lines)
Eatman Associates 2014 Rockwall TX 800-388-4036 rev. October 1, 2014 Striplines and Microstrips (PCB Transmission Lines) Disclaimer: This presentation is merely a compilation of information from public
More informationUSB 3.0* Radio Frequency Interference Impact on 2.4 GHz Wireless Devices
USB 3.0* Radio Frequency Interference Impact on 2.4 GHz Wireless Devices White Paper April 2012 Document: 327216-001 INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
More informationGuidelines for Designing High-Speed FPGA PCBs
Guidelines for Designing High-Speed FPGA PCBs February 2004, ver. 1.1 Application Note Introduction Over the past five years, the development of true analog CMOS processes has led to the use of high-speed
More informationIDT80HSPS1616 PCB Design Application Note - 557
IDT80HSPS1616 PCB Design Application Note - 557 Introduction This document is intended to assist users to design in IDT80HSPS1616 serial RapidIO switch. IDT80HSPS1616 based on S-RIO 2.0 spec offers 5Gbps
More informationUSB 3.0 INTERNAL CONNECTOR AND CABLE SPECIFICATION
USB 3.0 INTERNAL CONNECTOR AND CABLE SPECIFICATION Revision 1.0 August 20, 2010 2007-2010 Intel Corporation All rights reserved. Legal Disclaimers THIS SPECIFICATION IS PROVIDED AS IS WITH NO WARRANTIES
More informationTime and Frequency Domain Analysis for Right Angle Corners on Printed Circuit Board Traces
Time and Frequency Domain Analysis for Right Angle Corners on Printed Circuit Board Traces Mark I. Montrose Montrose Compliance Services 2353 Mission Glen Dr. Santa Clara, CA 95051-1214 Abstract: For years,
More informationApplication Note: PCB Design By: Wei-Lung Ho
Application Note: PCB Design By: Wei-Lung Ho Introduction: A printed circuit board (PCB) electrically connects circuit components by routing conductive traces to conductive pads designed for specific components
More informationApplication Note 58 Crystal Considerations with Dallas Real Time Clocks
www.dalsemi.com Application Note 58 Crystal Considerations with Dallas Real Time Clocks Dallas Semiconductor offers a variety of real time clocks (RTCs). The majority of these are available either as integrated
More informationPCB Layout for the Ethernet PHY Interface
TN266 PCB Layout for the Ethernet PHY Interface Introduction This technical note provides reference design information to allow you to design your own PCB with an Ethernet connection. Figure 1 shows a
More informationApplication Note. PCIEC-85 PCI Express Jumper. High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s
PCIEC-85 PCI Express Jumper High Speed Designs in PCI Express Applications Generation 3-8.0 GT/s Copyrights and Trademarks Copyright 2015, Inc. COPYRIGHTS, TRADEMARKS, and PATENTS Final Inch is a trademark
More informationHow to make a Quick Turn PCB that modern RF parts will actually fit on!
How to make a Quick Turn PCB that modern RF parts will actually fit on! By: Steve Hageman www.analoghome.com I like to use those low cost, no frills or Bare Bones [1] type of PCB for prototyping as they
More informationAN 26.2 Implementation Guidelines for SMSC s USB 2.0 and USB 3.0 Hub Devices
AN 26.2 Implementation Guidelines for SMSC s USB 2.0 and USB 3.0 Hub Devices 1 Introduction This application note provides information on general printed circuit board layout considerations for SMSC s
More informationPrecision Analog Designs Demand Good PCB Layouts. John Wu
Precision Analog Designs Demand Good PCB Layouts John Wu Outline Enemies of Precision: Hidden components Noise Crosstalk Analog-to-Analog Digital-to-Analog EMI/RFI Poor Grounds Thermal Instability Leakage
More informationICS379. Quad PLL with VCXO Quick Turn Clock. Description. Features. Block Diagram
Quad PLL with VCXO Quick Turn Clock Description The ICS379 QTClock TM generates up to 9 high quality, high frequency clock outputs including a reference from a low frequency pullable crystal. It is designed
More information82559 Printed Circuit Board (PCB) Design
82559 Printed Circuit Board (PCB) Design Application Note (AP-399) Revision 1.0 January 1999 Order Number: 739073-001 Revision History Revision Date Revision Description Jan. 1999 1.0 First Release Information
More information11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
More informationSPREAD SPECTRUM CLOCK GENERATOR. Features
DATASHEET ICS7152 Description The ICS7152-01, -02, -11, and -12 are clock generators for EMI (Electro Magnetic Interference) reduction (see below for frequency ranges and multiplier ratios). Spectral peaks
More informationPCIE 16X CONNECTOR BOARD ROUTING RECOMMENDATIONS TABLE OF CONTENTS
TABLE OF CONTENTS 1.0 SCOPE 2.0 PC BOARD REQUIREMENTS 2.1 MATERIAL THICKNESS 2.2 TOLERANCE 2.3 HOLE DIMENSIONS 2.4 LAYOUT 3.0 HIGHSPEED ROUTING 3.1 GENERAL ROUTING EXAMPLE 3.2 HIGH-SPEED TRANSMISSION LINE
More informationGrounding Demystified
Grounding Demystified 3-1 Importance Of Grounding Techniques 45 40 35 30 25 20 15 10 5 0 Grounding 42% Case 22% Cable 18% Percent Used Filter 12% PCB 6% Grounding 42% Case Shield 22% Cable Shielding 18%
More informationCable Discharge Event
Cable Discharge Event 1.0 Introduction The widespread use of electronic equipment in various environments exposes semiconductor devices to potentially destructive Electro Static Discharge (ESD). Semiconductor
More informationPCB Design Conference - East Keynote Address EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS
OOOO1 PCB Design Conference - East Keynote Address September 12, 2000 EMC ASPECTS OF FUTURE HIGH SPEED DIGITAL DESIGNS By Henry Ott Consultants Livingston, NJ 07039 (973) 992-1793 www.hottconsultants.com
More informationApplication Note, V 2.2, Nov. 2008 AP32091 TC1766. Design Guideline for TC1766 Microcontroller Board Layout. Microcontrollers. Never stop thinking.
Application Note, V 2.2, Nov. 2008 AP32091 TC1766 Design Guideline for TC1766 Microcontroller Board Layout Microcontrollers Never stop thinking. Edition Published by Infineon Technologies AG 81726 München,
More informationApplication Note: How to Connect a Wired Ethernet Port to the WiPort
Application Note: How to Connect a Wired Ethernet Port to the WiPort Lantronix, Inc. 15353 Barranca Parkway Irvine, CA 92618 Tel: +1 (949) 453-3990 Revision A September 2004 Overview This application note
More informationAN 17.18. SMSC Design Guide for Power Over Ethernet Applications. 1 Introduction. 1.1 Power Over Ethernet
AN 17.18 SMSC Design Guide for Power Over Ethernet Applications 1 Introduction 1.1 Power Over Ethernet Power over Ethernet (POE) has emerged as a practical method of providing power to Ethernet devices
More informationAccelerometer and Gyroscope Design Guidelines
Application Note Accelerometer and Gyroscope Design Guidelines PURPOSE AND SCOPE This document provides high-level placement and layout guidelines for InvenSense MotionTracking devices. Every sensor has
More informationApplication Note: How to Connect a Lantronix Embedded Module to a Wired Ethernet Port
Application Note: How to Connect a Lantronix Embedded Module to a Wired Ethernet Port This app note applies to the following Lantronix Products: WiPort BG WiPort NR MatchPort BG MatchPort AR XPort Direct+
More informationApplication Note AN:005. FPA Printed Circuit Board Layout Guidelines. Introduction Contents. The Importance of Board Layout
FPA Printed Circuit Board Layout Guidelines By Paul Yeaman Principal Product Line Engineer V I Chip Strategic Accounts Introduction Contents Page Introduction 1 The Importance of 1 Board Layout Low DC
More informationDesigning the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor
Designing the NEWCARD Connector Interface to Extend PCI Express Serial Architecture to the PC Card Modular Form Factor Abstract This paper provides information about the NEWCARD connector and board design
More informationManaging Connector and Cable Assembly Performance for USB SuperSpeed
Whitepaper Managing Connector and Cable Assembly Performance for USB SuperSpeed Revision 1.0 February 1, 2013 Abstract USB 3.0 connector and cable assembly performance can have a significant impact on
More informationICS650-44 SPREAD SPECTRUM CLOCK SYNTHESIZER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-44 Description The ICS650-44 is a spread spectrum clock synthesizer intended for video projector and digital TV applications. It generates three copies of an EMI optimized 50 MHz clock
More informationThis layout guide provides important information about the PCB layout requirements for the LAN9512/LAN9513/LAN9514.
AN 19.20 LAN9512/LAN9513/LAN9514 Layout Guidelines 1 Introduction The LAN9512/LAN9513/LAN9514 is a high performance Hi-Speed USB 2.0 hub with a 10/100 Ethernet Controller. With applications ranging from
More informationOutput Filter Design for EMI Rejection of the AAT5101 Class D Audio Amplifier
The AAT50 is a high efficiency, 2.5W mono class D audio power amplifier. It can be used in portable devices, such as MP4s, cell phones, laptops, GPS and PDAs. The device can work as a filterless class
More informationUSER GUIDE. ATWINC1500B Hardware Design Guidelines - IEEE 802.11 b/g/n IoT Module. Atmel SmartConnect. Introduction
USER GUIDE ATWINC1500B Hardware Design Guidelines - IEEE 802.11 b/g/n IoT Module Atmel SmartConnect Introduction This document details the hardware design guidelines for a customer to design the Atmel
More informationAVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation
AVX EMI SOLUTIONS Ron Demcko, Fellow of AVX Corporation Chris Mello, Principal Engineer, AVX Corporation Brian Ward, Business Manager, AVX Corporation Abstract EMC compatibility is becoming a key design
More informationIntel Desktop Board D945GNT
Intel Desktop Board D945GNT Specification Update Release Date: November 2007 Order Number: D23992-007US The Intel Desktop Board D945GNT may contain design defects or errors known as errata, which may cause
More informationIntel Atom Processor E3800 Product Family
Intel Atom Processor E3800 Product Family Thermal Design Guide October 2013 Document Number: 329645-001 Legal Lines and Disclaimers INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS.
More informationConnectivity in a Wireless World. Cables Connectors 2014. A Special Supplement to
Connectivity in a Wireless World Cables Connectors 204 A Special Supplement to Signal Launch Methods for RF/Microwave PCBs John Coonrod Rogers Corp., Chandler, AZ COAX CABLE MICROSTRIP TRANSMISSION LINE
More information" PCB Layout for Switching Regulators "
1 " PCB Layout for Switching Regulators " 2 Introduction Linear series pass regulator I L V IN V OUT GAIN REF R L Series pass device drops the necessary voltage to maintain V OUT at it s programmed value
More informationAN-0971 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Recommendations for Control of Radiated Emissions with isopower Devices
More informationThis guide explains how to install an Intel Solid-State Drive (Intel SSD) in a SATA-based desktop or notebook computer.
Installation Guide This guide explains how to install an (Intel SSD) in a SATA-based desktop or notebook computer. The instructions include migrating your data from your current storage device (such as
More informationOEM Board Integration Guide
OEM Board Integration Guide OEM Board Integration Guide Start Developing Your Application On Day 1! EA2-USG-1006 Rev B OEM Board Integration Guide Page 2 Embedded Artists AB Davidshallsgatan 16 SE-211
More informationUsing Pre-Emphasis and Equalization with Stratix GX
Introduction White Paper Using Pre-Emphasis and Equalization with Stratix GX New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes
More informationApplication Note 58 Crystal Considerations for Dallas Real-Time Clocks
www.maxim-ic.com Application Note 58 Crystal Considerations for Dallas Real-Time Clocks OVERVIEW This application note describes crystal selection and layout techniques for connecting a 32,768Hz crystal
More informationFigure 1 FPGA Growth and Usage Trends
White Paper Avoiding PCB Design Mistakes in FPGA-Based Systems System design using FPGAs is significantly different from the regular ASIC and processor based system design. In this white paper, we will
More informationDesigning a Schematic and Layout in PCB Artist
Designing a Schematic and Layout in PCB Artist Application Note Max Cooper March 28 th, 2014 ECE 480 Abstract PCB Artist is a free software package that allows users to design and layout a printed circuit
More information4 OUTPUT PCIE GEN1/2 SYNTHESIZER IDT5V41186
DATASHEET IDT5V41186 Recommended Applications 4 Output synthesizer for PCIe Gen1/2 General Description The IDT5V41186 is a PCIe Gen2 compliant spread-spectrum-capable clock generator. The device has 4
More informationSwitching Regulator Series PCB Layout Techniques of Buck Converter
Switching Regulator Series PCB ayout Techniques of Buck Converter No.07EBY05 PCB layout design for switching power supply is as important as the circuit design. Appropriate layout can avoid various problems
More informationIntel Desktop Board D925XECV2 Specification Update
Intel Desktop Board D925XECV2 Specification Update Release Date: July 2006 Order Number: C94210-005US The Intel Desktop Board D925XECV2 may contain design defects or errors known as errata, which may cause
More informationIntel 810E2 Chipset Platform for Use with Universal Socket 370
Intel 810E2 Chipset Platform for Use with Universal Socket 370 Design Guide Update April 2002 Notice: The Intel 810E Chipset family may contain design defects or errors known as errata which may cause
More informationWHITE PAPER. LVDS Flat Panel Display Interface on Intel Desktop Boards. July 2009 Order Number: E77911-001
WHITE PAPER LVDS Flat Panel Display Interface on Intel Desktop Boards July 2009 Order Number: E77911-001 Revision History Revision Revision History Date 1.0 Initial release of the LVDS Flat Panel Interface
More informationX2Y Solution for Decoupling Printed Circuit Boards
Summary As printed circuit board s (PCB) power distribution systems (PDS) gain in complexity (i.e. multiple voltages and lower voltages levels) the sensitivity to transients and noise voltage is becoming
More informationThis paper will explain some of the more important factors on how UTP wires work; specifically it will cover the following:
UTP Technology In the late 1970s, unshielded twisted pair (UTP) cabling originated in the computer industry as a means of transmitting digital data over computer networks. This cable was designed to be
More informationICS514 LOCO PLL CLOCK GENERATOR. Description. Features. Block Diagram DATASHEET
DATASHEET ICS514 Description The ICS514 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a 14.31818 MHz crystal or clock input. The name LOCO stands for
More informationUniversal Developer Kit 2.0. MTUDK-ST-Cell Developer Guide
Universal Developer Kit 2.0 MTUDK-ST-Cell Developer Guide UNIVERSAL DEVELOPER KIT 2.0 DEVELOPER GUIDE Universal Developer Kit 2.0 Developer Guide Models: MTUDK-ST-Cell Part Number: S000610, Version 2.1
More information2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06. Features
DATASHEET 2 TO 4 DIFFERENTIAL PCIE GEN1 CLOCK MUX ICS557-06 Description The ICS557-06 is a two to four differential clock mux designed for use in PCI-Express applications. The device selects one of the
More informationAP24026. Microcontroller. EMC Design Guidelines for Microcontroller Board Layout. Microcontrollers. Application Note, V 3.
Microcontroller Application Note, V 3.0, April 2005 AP24026 for Microcontroller Board Layout Microcontrollers Never stop thinking. TriCore Revision History: 2005-04 V 3.0 Previous Version: 2001-04 Page
More information10/100BASE-T Copper Transceiver Small Form Pluggable (SFP), 3.3V 100 Mbps Fast Ethernet. Features. Application
Features Compliant with IEEE 802.3u standard Link distance at 100Mbps: up to 100m per IEEE802.3 EEPROM with serial ID functionality Detailed product information in EEPROM Industry standard small form pluggable
More informationDesign Guide for the Control of ESD in the esata Interface
Design Guide for the Control of ESD in the esata Interface Pat Young Principal Engineer Silicon Image, Steelvine Storage Products Scope This document is an informative design guideline only. It is intended
More informationPCB Board Design. PCB boards. What is a PCB board
PCB Board Design Babak Kia Adjunct Professor Boston University College of Engineering Email: bkia -at- bu.edu ENG SC757 - Advanced Microprocessor Design PCB boards What is a PCB board Printed Circuit Boards
More informationIntel Desktop Board D945GCZ
Intel Desktop Board D945GCZ Specification Update December 2007 Order Number D23991-007US The Intel Desktop Board D945GCZ may contain design defects or errors known as errata, which may cause the product
More informationIntel Desktop Board DQ965GF
Intel Desktop Board DQ965GF Specification Update October 2008 Order Number: D65914-005US The Intel Desktop Board DQ965GF may contain design defects or errors known as errata, which may cause the product
More informationIntel Ethernet SFP+ Optics
Product Brief Intel Ethernet SFP+ Optics Network Connectivity Intel Ethernet SFP+ Optics SR and LR Optics for the Intel Ethernet Server Adapter X520 Family Hot-pluggable SFP+ footprint Supports rate selectable
More informationSuggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages
APPLICATION NOTE Suggested PCB Land Pattern Designs for Leaded and Leadless Packages, and Surface Mount Guidelines for Leadless Packages Introduction This Application Note provides sample PCB land pattern
More informationSignal Integrity: Tips and Tricks
White Paper: Virtex-II, Virtex-4, Virtex-5, and Spartan-3 FPGAs R WP323 (v1.0) March 28, 2008 Signal Integrity: Tips and Tricks By: Austin Lesea Signal integrity (SI) engineering has become a necessary
More informationIntel Compute Stick STCK1A32WFC User Guide. Intel Compute Stick STCK1A32WFC
Intel Compute Stick STCK1A32WFC User Guide 1 Revision History Revision Revisions History Date 01 First release of the Intel Compute Stick STCK1A32WFC User Guide April 2015 Disclaimer INFORMATION IN THIS
More informationEnclosure Management Cabling Guide for Intel C200 and C600 Series Chipset Based Server Systems with Hot-Swap Drive Enclosures
Enclosure Management Cabling Guide for Intel C200 and C600 Series Chipset Based Server Systems with Hot-Swap Drive Enclosures Cabling Guide for: Intel C200 or C600 Series Chipset based Server Boards and
More informationAltium Designer Guide
Electronics and Computer Systems Engineering Altium Designer Guide Tutorial part 2 PCB Design This is Part 2 of a beginner s guide to PCB design using Altium Designer and is geared towards the following
More informationWake on LAN Hardware Implementation Utilizing the Intel EP80579 Integrated Processor Product Line
Wake on LAN Hardware Implementation Utilizing the Intel EP80579 Integrated Processor Product Line Application Note September 2008 Order Number: 320300-002US Legal Lines and Disclaimers INFORMATION IN THIS
More informationSTF201-22 & STF201-30
Description The STF201 is a combination EMI filter and line termination device with integrated TVS diodes for use on downstream USB ports. It is constructed using a proprietary technology that allows passive
More informationEffective Power/Ground Plane Decoupling for PCB
Effective Power/Ground Plane Decoupling for PCB Dr. Bruce Archambeault IBM Distinguished Engineer IEEE Fellow IBM Research Triangle Park, NC Barch@us.ibm.com IEEE October 2007 Power Plane Noise Control
More informationSignal Types and Terminations
Helping Customers Innovate, Improve & Grow Application Note Signal Types and Terminations Introduction., H, LV, Sinewave, Clipped Sinewave, TTL, PECL,,, CML Oscillators and frequency control devices come
More informationComputer buses and interfaces
FYS3240 PC-based instrumentation and microcontrollers Computer buses and interfaces Spring 2011 Lecture #5 Bekkeng 15.1.2011 The most common data acquisition buses available today Internal computer buses
More informationICS650-01 SYSTEM PERIPHERAL CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET ICS650-01 Description The ICS650-01 is a low-cost, low-jitter, high-performance clock synthesizer for system peripheral applications. Using analog/digital Phase-Locked Loop (PLL) techniques,
More informationConsulting. IEEE Joint Meeting Rockford, March 28, 2011 2011 ROY LEVENTHAL
EMI-EMC EMC Theory and Test Consulting IEEE Joint Meeting Rockford, March 28, 2011 2011 ROY LEVENTHAL http://www.semiconductorsimulation.com http://www.semiconductormodel.com Roy.Leventhal@ieee.org 847-590-9398
More informationCS4525 Power Calculator
1. OVERVIEW CS4525 Power Calculator The CS4525 Power Calculator provides many important application-specific performance numbers for the CS4525 based on user-supplied design parameters. The Power Calculator
More informationHow To Design An Ism Band Antenna For 915Mhz/2.4Ghz Ism Bands On A Pbbb (Bcm) Board
APPLICATION NOTE Features AT09567: ISM Band PCB Antenna Reference Design Atmel Wireless Compact PCB antennas for 915MHz and 2.4GHz ISM bands Easy to integrate Altium design files and gerber files Return
More informationAN11001. CBTL02042A switching application for msata and PCI Express Mini-Card. Document information
CBTL02042A switching application for msata and PCI Express Mini-Card Rev. 1 7 March 2011 Application note Document information Info Content Keywords CBTL02042, CBTL02043A, CBTL04082A, CBTL04083A, PCI Express,
More informationIIB. Complete PCB Design Using OrCAD Capture and PCB Editor. Kraig Mitzner. ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H
Complete PCB Design Using OrCAD Capture and PCB Editor Kraig Mitzner IIB ~»* ' AMSTERDAM BOSTON HEIDELBERG LONDON ^ i H NEW YORK * OXFORD PARIS SAN DIEGO ШШЯтИ' ELSEVIER SAN FRANCISCO SINGAPORE SYDNEY
More informationFeatures. Modulation Frequency (khz) VDD. PLL Clock Synthesizer with Spread Spectrum Circuitry GND
DATASHEET IDT5P50901/2/3/4 Description The IDT5P50901/2/3/4 is a family of 1.8V low power, spread spectrum clock generators capable of reducing EMI radiation from an input clock. Spread spectrum technique
More informationSilvertel. Ag9800M. 1. Features. 2. Description. Miniature PoE Module. Small SMT package. IEEE802.3af compliant. Low cost
Silvertel V1.2 December 2014 Datasheet Ag9800M Miniature PoE Module Pb 1. Features Small SMT package IEEE802.3af compliant Low cost Input voltage range 36V to 57V Minimal external components required Short-circuit
More informationIntel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010
White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some
More informationEnhanced Category 5 Cabling System Engineering for Performance
Engineering for Performance Table of Contents 2 Introduction 2 Where Did It Come From? 2 Enhanced Category 5 Performance What to Test The Link The Channel Don t Forget the Cable Assembly 4 Performance
More informationAn Engineer s Guide to Full Compliance for CAT 6A Connecting Hardware
for CAT 6A Connecting Hardware Written by: Antoine Pelletier Engineer, Global Cabling Products Intertek www.intertek-etlsemko.com 1-800-WORLDLAB Introduction The telecommunication industry recently achieved
More informationAlpha CPU and Clock Design Evolution
Alpha CPU and Clock Design Evolution This lecture uses two papers that discuss the evolution of the Alpha CPU and clocking strategy over three CPU generations Gronowski, Paul E., et.al., High Performance
More informationIntel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Spread-Spectrum Clocking to Reduce EMI
Intel IXP42X Product Line of Network Processors and IXC1100 Control Plane Processor: Spread-Spectrum Clocking to Reduce EMI Application Note July 2004 Document Number: 254028-002 INFORMATION IN THIS DOCUMENT
More informationIntel Desktop Board DP55WB
Intel Desktop Board DP55WB Specification Update July 2010 Order Number: E80453-004US The Intel Desktop Board DP55WB may contain design defects or errors known as errata, which may cause the product to
More informationCurrent Probes. User Manual
Current Probes User Manual ETS-Lindgren L.P. reserves the right to make changes to any product described herein in order to improve function, design, or for any other reason. Nothing contained herein shall
More informationFigure 1. Core Voltage Reduction Due to Process Scaling
AN 574: Printed Circuit Board (PCB) Power Delivery Network (PDN) Design Methodology May 2009 AN-574-1.0 Introduction This application note provides an overview of the various components that make up a
More informationTRIPLE PLL FIELD PROG. SPREAD SPECTRUM CLOCK SYNTHESIZER. Features
DATASHEET ICS280 Description The ICS280 field programmable spread spectrum clock synthesizer generates up to four high-quality, high-frequency clock outputs including multiple reference clocks from a low-frequency
More informationPCB Layout Considerations for Non-Isolated Switching Power Supplies
June 2012 PCB Layout Considerations for Non-Isolated Switching Power Supplies Henry J. Zhang Introduction The best news when you power up a prototype supply board for the very first time is when it not
More informationAND8326/D. PCB Design Guidelines for Dual Power Supply Voltage Translators
PCB Design Guidelines for Dual Power Supply Voltage Translators Jim Lepkowski ON Semiconductor Introduction The design of the PCB is an important factor in maximizing the performance of a dual power supply
More informationEvaluation Board for the AAT1275 Boost Converter with USB Power Switch
Introduction EVALUATION BOARD DATA SHEET The AAT1275 evaluation board provides a platform for test and evaluation of the AAT1275 switching boost converter with USB Power Switch. The evaluation board demonstrates
More informationIntel Desktop Board DG41WV
Intel Desktop Board DG41WV Specification Update April 2011 Part Number: E93639-003 The Intel Desktop Board DG41WV may contain design defects or errors known as errata, which may cause the product to deviate
More informationIntel Desktop Board DG965RY
Intel Desktop Board DG965RY Specification Update May 2008 Order Number D65907-005US The Intel Desktop Board DG965RY contain design defects or errors known as errata, which may cause the product to deviate
More informationOptimised For Audio Analogue PCB design for the digital era.
Optimised For Audio Analogue PCB design for the digital era. David G. Tyas IKON AVS Ltd, 238 Ikon Estate, Hartlebury, Worcs.. DY10 4EU www.ikonavs.com 1. Introduction With increasing emphasis on digital
More informationSimulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material
Simulation and Design of Printed Circuit Boards Utilizing Novel Embedded Capacitance Material Yu Xuequan, Yan Hang, Zhang Gezi, Wang Haisan Huawei Technologies Co., Ltd Lujiazui Subpark, Pudong Software
More informationIntel RAID Volume Recovery Procedures
Intel RAID Volume Recovery Procedures Revision 1.0 12/20/01 Revision History Date Revision Number 12/20/01 1.0 Release Modifications Disclaimers Information in this document is provided in connection with
More information