Hardware-Software Implementation With Model-Based Design

Transcription

1 Hardware-Software Implementation With Model-Based Design Sudhir Sharma Product Manager, HDL Code Generation And Verification The MathWorks 2007 The MathWorks, Inc.

2 Agenda What is the System Design Challenge Solutions for Embedded Software Development Automatic Code Generation Verification Solutions for Hardware Development Automatic Code Generation Verification 2

3 System design to implementation gap Algorithm and System Design C HDL MCU DSP FPGA ASIC 3

4 Integrated Design Flow for Embedded Software and Hardware Design, simulate, and validate system models and algorithms in MATLAB and Simulink MATLAB and Simulink Algorithm and System Design Automatically generate production software for embedded processors Verify the software implementation against the system model Verify the hardware implementation against the system model Real-Time Workshop Embedded Coder, Targets, Links Generate C Verify Simulink HDL Coder Co-simulation links Generate HDL Verify MCU DSP FPGA ASIC 4

5 Case Study: Sobel Edge Detection Algorithm 5

6 Floating-Point System Specification Start by developing a golden specification 6

7 Fixed-Point Modeling Floating-point model Fixed-point model 7

8 Fixed-Point Modeling Floating-point model Fixed-point model 8

9 Implementation on DSP, GPP, or an FPGA? Fixed-point model 9

10 Agenda What is the System Design Challenge Solutions for Embedded Software Development Automatic Code Generation Verification Solutions for Hardware Development Automatic Code Generation Verification 10

11 Implementation on DSP and GPP Fixed-point model Code generation options and preferences Select target or flavor of generated code 11

12 Code Execution on Target and Profiling Build and execute Auto-generate C and ASM Integrate RTOS and scheduler Create full CCS project Invoke compiler, linker, and download code Run on target Profile code performance System profiling includes entire DSP application code Subsystem profiling 12

13 Design Verification and Visualization: Simulink as verification test bench Processor and hardware-in-theloop testing, simulation, visualization, and verification of embedded software with Simulink Simulink test bench Device or design under test (DUT) Simulink system design embedded on DSP 13

14 Review: Code Generation for Embedded Software Code Generation Real Time Workshop ANSI/ISO C code for rapid prototyping, acceleration Real Time Workshop Embedded Coder Embedded deployment Links Link for Altium TASKING Link for Analog Devices VisualDSP++ Link for TI Code Composer Studio New! Targets Target for TI C6000 DSP Target for TI C2000 DSP Target for Infineon C166 Microcontrollers Target for Freescale MPC5xx Microcontrollers 14

15 Agenda What is the System Design Challenge Solutions for Embedded Software Development Automatic Code Generation Verification Solutions for Hardware Development Automatic Code Generation Verification 15

16 Code Generation for Hardware Simulink data path Simulink HDL Coder Correct-by-construction VHDL and Verilog code Generated Verilog code Stateflow control logic 16

17 Fixed-Point Implementation on an FPGA Floating-point model Fixed-point model Hardware specific model 17

18 Design Space Exploration Speed How fast can this design run? Area Can I use a smaller chip? Power Can I target a mobile device? Implementation Alternatives Sum & Product: Linear, Cascade, and Tree Gain: Multiplier, CSD, Factored-CSD Minimum/Maximum: Tree and Cascade Lookup Table: Inline or hierarchical 18

19 Code Generation Options Select subsystem, target language, directory Select output options Check model for errors Generate HDL Code 19

20 More Code Generation Options Select reset and clock options Set language-specific options: input/output datatypes, timescale directives, 20

21 Generate HDL Test Bench Self-checking HDL test bench compares Simulink results to HDL results 21

22 Automatic HDL Code Generation Correct-by-construction Matches Fixed-Point System Model Faster design implementation Reduces verification burden Benefits Include: 1 Rapid FPGA implementation 2 Reference code for HDL engineers Automatic HDL Automatic HDL Hand Customized HDL Co-Simulate 22

23 Verification with system specification Link for ModelSim 23

24 Making full use of the system model Promotes parallelism in design and verification tasks Improves focus on critical areas Verify Interfaces System metrics 24

25 Making full use of the system model Promotes parallelism in design and verification tasks Improves focus on critical areas Accelerates verification at all levels 25

26 Making full use of the system model Promotes parallelism in design and verification tasks Improves focus on critical areas Accelerates verification at all levels Supports re-use and what-if scenarios 26

27 Implementation on an FPGA 27

28 Review: Code Generation for Hardware Code Generation Simulink HDL Coder FPGA and ASIC deployment using VHDL and Verilog Filter Design HDL Coder Filter implementation from MATLAB New! Links Link for Mentor ModelSim Link for Cadence Incisive New! 28

29 Summary Design and verify software and hardware from MATLAB and Simulink Accelerate product development using Model-Based Design MATLAB and Simulink Algorithm and System Design Real-Time Workshop Simulink HDL HDL Coder Embedded Coder, Link Link for for ModelSim Targets, Links Link Link for for Cadence Incisive Generate Verify Generate Verify C HDL MCU DSP FPGA ASIC 29