AN EFFICIENT ALGORITHM FOR WRAPPER AND TAM CO-OPTIMIZATION TO REDUCE TEST APPLICATION TIME IN CORE BASED SOC
|
|
- IAEME Publication
- 8 years ago
- Views:
Transcription
1 International Journal of Electronics and Communication Engineering & Technology (IJECET) Volume 7, Issue 2, March-April 2016, pp , Article ID: IJECET_07_02_002 Available online at Journal Impact Factor (2016): (Calculated by GISI) ISSN Print: and ISSN Online: IAEME Publication AN EFFICIENT ALGORITHM FOR WRAPPER AND TAM CO-OPTIMIZATION TO REDUCE TEST APPLICATION TIME IN CORE BASED SOC Harikrishna Parmar ECC Department, Nirma University Ahmedabad, India Dr.Usha Mehta ECC Department, Nirma University Ahmedabad, India ABSTRACT System-on-Chip (SOC) designs composed of many embedded cores are ubiquitous in today s integrated circuits. Each of these cores requires to be tested separately after manufacturing of the SoC. That s why, modular testing is adopted for core-based SoCs, as it promotes test reuse and permits the cores to be tested without comprehensive knowledge about their internal structural details. Such modular testing triggers the need of a special test access mechanism (TAM) to build communication between core I/Os and TAM and promises to minimize overall test time. In this paper, various issues are analyzed to optimize the Wrapper and TAM, which comprises the optimal partitioning of TAM width, assignment of cores to partitioned TAM width etc. Key words: TAM; SOC; Core Assignment; Test Bus Architecture, Test Wrapper Cite this Article: Harikrishna Parmar and Dr.Usha Mehta. An Efficient Algorithm For Wrapper and Tam Co-Optimization To Reduce Test Application Time In Core Based SOC. International Journal of Electronics and Communication Engineering & Technology, 7(2), 2016, pp INTRODUCTION A conceptual modular testing is presented in [1], which includes three structural elements. 1. Test pattern source, 2. Sink and 3. The TAM and the test wrapper. Now a day, In large SoC, embedded cores are commonplace. Since embedded cores are not straight away approachable through chip s inputs and outputs, the special TAM is 9 editor@iaeme.com
2 Harikrishna Parmar and Dr.Usha Mehta needed to test the core at the system level [1] [2]. TAM establishes communication between the cores and chip input-output and does the job of transferring test data from chip input-output to the core and vice versa. Test wrapper establishes an interface between the core and its environment. TAM is essential for modular testing, because it instantly influences testing time of SoC. The present IEEE 1500 standard describes wrapper design only and leaves optimization of TAM to the system designer. Therefore, optimization of TAM is a functional area of research. A number of TAM architectures, which are working on different heuristics and algorithm, are proposed in [3]-[18]. The main motto of all these TAM architecture is to reduce testing time of SoC. Here, in this paper, an improved TAM is presented for the test bus architecture to get optimal testing time of SoC. The whole paper is organized as follows. Section II discusses the prior work on TAM in 2D SoC. The Problem statement is described in section III. Mathemtical model referred to establish the problem statement is shown in section IV, whereas section V discusses the experimental result analysis. Finally, section VI draws the conclusion. 2. PRIOR WORK Mainly there are three kinds of test access architectures [3]. 1. Multiplexing, 2. Distribution and 3. Daisychain architecture [4]-[7]. By using these architectures, a test bus and TestRail architecture were proposed in [8] and [9] respectively. A novel approach to reduce the test time of SoC is proposed in [10], which is based on genetic local search algorithm. The proposed method resolves the problem of TAM under the restriction such as core cluster and core placement cluster. The method allows the system designer to improve TAM and helps to make appropriate choices. Another approach to reduce test time based on the bandwidth matching concept is shown in [11], which emphasizes the multi-frequency TAM design. Using the method of serialization and deserialization, a high bandwidth source and sink are connected to the low bandwidth source and sink until bandwidth matches. In the second approach, the problem with the post-silicon validation method, which has limited debug access bandwidth to access internal signals, is described in [12]. The TAM based on flexible width architecture is shown in [13]. In this method, first lower bound of test time is set which does not depend on TAM structure and then the test bus assignment is done in such a way that, it achieves that lower bound. A TAM for the multiple identical cores is shown in [14], which utilize the uniform nature of the core and applies test simultaneously, which helps to minimize test time for core under test. In an another approach, testing of multiple identical core is done in such a way that, instead of taking typical test response data from the core, it takes a majority based value. The TAM architecture introduced in this paper is based on-chip comparator and majority analyzer [15] [16]. Reconfiguration of the multiple scan chain to minimize test application time for SoC is presented in [17]. Here, the whole paper is designed for the optimization of TAM for the test bus architecture. The architecture and results discussed in [18] and [19] is taken as a reference. The algorithm described to optimize Wrapper and TAM in test bus architecture is again developed and improved to get a further reduction in the test application time editor@iaeme.com
3 An Efficient Algorithm For Wrapper and Tam Co-Optimization To Reduce Test Application Time In Core Based SOC 3. PROBLEM STATEMENT For the given N C number of cores for the SoC, including n i number of inputs, m i number of outputs, TAM width W, S C number of scan chain and length of scan chain li k for each core and P i number of test patterns, determine (i) The improved width of TAM bus (ii) ideal partition for TAM bus (iii) The assignment of cores to the partitioned TAM bus and (iv) The test schedule for the entire SoC, such that overall test application time is minimized. 4. MATHEMATICAL MODEL Initialization Let the total number of cores are N C Total number of input for a particular core is - n Total number of output for a particular core is m Number of test pattern given in a particular core is - P TAM width allocated is W Number of partition taken for TAM width W is B So, Width distribution is taken as if partition factor is two W 1 (i) = i W 2 (i) = W- i Where i varies from 1 to W/2 Here, a new variable ø is defined as Ø(i) = max(n(i),m(i)) Where i varies from 1 to N C Balance Wrapper Scan Chin Lets number of scan chain inside a particular core is Sc. Length of each scan chain is given as l1,l2..lsc Number of scan chain of length l1,l2 lsc is Z 1,Z 2.Z sc Now divide number of scan chain Z 1,Z 2..Z n by width W and find quotient an remainder. Q1=Z 1 /W R1 = Z 1 %W Q2=Z 2 /W R2= Z 1 %W Qn=Z n /W Rn=Z n %W Here, Quotient indicates that these many scan chain can be equally distributed on TAM width W. Remainder indicates that these many scan chains are needed to be distributed separately. Now take the sum of the remainder R sum = 11 editor@iaeme.com
4 Harikrishna Parmar and Dr.Usha Mehta If R sum <W, Then Sum2(i)= + R(i) Now, distribute and add number of I/O to sum2(i) such that the balance wrapper scan chain is formed. Sum3(i) = + m/w Now find longest and shortest scan chain length Si max = max(sum3(i)) Where i varies from 1 to Sc Si min = min(sum3(i)) Where i varies from 1 to Sc If R sum >W, Then Now, distribute and add remainders and number of Inputs to sum2(i) such that the balance wrapper scan chain is generated. Sum3(i) = + m/w + R(i) Now find longest and shortest scan chain length Si max = max(sum3(i)) Where i varies from 1 to Sc Si min = min(sum3(i)) Where i varies from 1 to Sc Si max and Si min is the balance input wrapper scan chain Repeat this procedure for Balance output wrapper scan chain to find out So max and So min Test Time Calculation Calculate test application time of each core for width W 1 as per the equation given below and store it in array A A(i) = (1+max(Si max,so max ))*P + min(si min,so min ) Where i varies from 1 to N C Calculate test application time of each core for width W 1 as per the equation given below and store it in array B B(i) = (1+max(Si max,so max ))*P + min(si min,so min ) Where i varies from 1 to N C Test Scheduling Sort array A and array B in Descending order. Calculate cumulative test time of all cores from array A P1 = Calculate cumulative test time of all cores from array P2 = 12 editor@iaeme.com
5 An Efficient Algorithm For Wrapper and Tam Co-Optimization To Reduce Test Application Time In Core Based SOC P=min(P1,P2) Take P as a upper bound for further procedure Now, add array A and B C(i)= + If number of cores is greater than 10 then distribute cores into number of segments. The first segment must contain 10 cores. The succeeding each segment may contain up to 10 cores. Here, the model is shown for 3 segments with assumption that there are 30 cores in a SoC. Store the test time for the first 10 core in an array X X1(k)=C(i) Where i and k varies from 1 to 10 X2(k)=C(i) Where i varies from 11 to 20 and k varies from 1to 10 X3(k)=C(i) Where i varies from 21 to 30 and k varies from 1to 10 Test scheduling for segment 1: Upper bound for test time is P H = P Lower bound of the test time is given as P L = Find the sum of the test time of the cores in array X1 for a given limit of upper and lower bound and store it in array D1. Find the sum of the test time of the cores in array X1a for a given limit of upper and lower bound and store it in array D2. Find the sum of the test time of the cores in array X1b for a given limit of upper and lower bound and store it in array D3. Find the length of D1. L1=length(D1) Find maximum from array D1, D2 and D3 E H1 = max(d1) E H2 = max(d2) E H3 = max(d3) Test scheduling for segment 2: Upper bound = E H1 Lower bound = E L = Where i varies from 21to 30 Find the sum of the test time of the cores in array X2 for a given limit of upper and lower bound and store it in array F1. Find the sum of the test time of the cores in array X2a for a given limit of upper and lower bound and store it in array F editor@iaeme.com
6 Harikrishna Parmar and Dr.Usha Mehta Find the sum of the test time of the cores in array X2b for a given limit of upper and lower bound and store it in array F3. Find the length of F1. L1=length(F1) Test scheduling for segment 3: Initialize a variable k1=1 Upper bound = F1(i) Where i varies from 1to L2 Lower bound = E L = C(Nc) Find the sum of the test time of the cores in array X3 for a given limit of upper and lower bound and store it in array G1(k1) and update array for every iteration from i =1 to L2. Also update k1. Find the sum of the test time of the cores in array X3a for a given limit of upper and lower bound and store it in array G2(k1) and update array for every iteration from i =1 tol2. Also update k1. Find the sum of the test time of the cores in array X3b for a given limit of upper and lower bound and store it in array G3(k1) and update array for every iteration from i =1 tol2. Also update k1. Find the length of G1 and update the values of last array. L3=length(G1) H1(j)= H2(j)= H3(j)= Update j and H1,H2,H3 for every iteration. Now, take P, E H2 and E H3 from segment 1 J1(i) = ) J2(i)=P- Find maximum from two array J1 and J2 J(i)= max(j1(i),j2(i)) Where i varies from 1 to L3 Find Minimum value fro array J Q=min(J(i)) Where i varies from 1 to L3 Find Minimum value fro array J Q=min(J(i)) Where i varies from 1 to L3 Q is the final answer 5. EXPERIMENTAL RESULT ANALYSIS Here SoC d695 and P93791 is taken as a running example throughout this paper to understand the fundamental of test optimization methodology. Here the experimental results are shown in table I, II and III when TAM bus width is partitioned by 2. Also, the proposed method is compared with the reference 14 editor@iaeme.com
7 An Efficient Algorithm For Wrapper and Tam Co-Optimization To Reduce Test Application Time In Core Based SOC approach [18] and [19] which shows the optimality of the proposed method. Simulation results achieved in this paper are done in MATLAB. 6. CONCLUSION In this paper, an improved algorithm for the test bus architecture is presented and the simulation is done on SoC d695 and P Through extensive simulation on given SoC, it is observed that with the proposed algorithm, the testing time is reduced significantly as compared to the approach given in the reference. It has also been noticed that the achieved TAM bus width distribution and core assignment is an optimum value for the testing time earned with the proposed algorithm. Total TAM Width Table I Simulation results for SoC D695 Optimal Width Distribution From ref paper [18] From proposed algo Difference 16 (7,9) (4,16) (5,19) (8,20) (12,20) (16,20) (8,32) (9,35) (10,38) (18,34) (20,36) (20,40) (20,44) Total TAM Width Table II Simulation results for SoC P93791 (Comparision with ref paper [18]) Optimal Width Distribution From ref paper[18] From proposed algo Difference 16 (8,8) (8,12) (12,12) (5,23) (9,23) (12,24) (16,24) (17,27) (23,25) (6,46) (9,47) (13,47) (16,48) editor@iaeme.com
8 Harikrishna Parmar and Dr.Usha Mehta Table III Simulation results for SoC P93791 (Comparision with ref paper [19]) Total TAM Width Optimal Width Distribution From ref paper[19] From proposed algo Difference 16 (8,8) (12,12) (9,23) (16,24) (23,25) (9,47) (16,48) REFERENCES [1] Y. Zorian, E. Marinissen, and S. Dey, Testing embedded-core-based system chips, Computer, vol. 32, no. 6, pp , [2] J. Marinissen, Y. Zorian, R. Kapur, T. Taylor and T. Whetsel, Towards a standard for embedded core test: an example, Proceeding of the International Test conference, pp.616~627, [3] K. Chakrabarty, Optimal test access architectures for system-on-chip, ACM Transactions on Design Automation of Electronic System, Vol.6, no.1. January 2001, pp. 26~49 [4] V Iyengar, K. Chakrabarty, and E Marinissen, Test wrapper and test access mechanism co-optimization for system-on-chip, Journal of Electronic Testing: Theory and Applications, vol. 18, pp , [5] N. Nicolici and Xu, Resource-constrained system-on-a-chip test: a survey, IEE Proc. Computers and Digital Techniques, vol.152, no. 1, pp , [6] Z. Peng, E. Larsson, K. Arvidsson and H. Fujiwara, Efficient test solutions for core-based designs, TCAD, vol.23,no.5,pp , [7] S Goel and E Marinissen, Effective and Efficient Test Architecture Design for SOCs, In Proceedings IEE(ITC), pages , Baltimore, MD, Oct [8] S Bhatia and P Varma, A Structured Test Reuse Methodology for Core-based System Chips, In Proc. ITC pages , [9] J. Marinissen, A Structured and Scalable Mechanism for Test Access to Embedded Reusable Cores, In Proceedings IEEE International Test Conference (ITC), pages , Oct [10] W. Huang, Y Wang, Optimizing Test Access Mechanism Under Constraints by Genetic Local Search Algorithm, Proc. ATS, [11] N. Nicolici,Q. Xu, Multi-frequency Test Access Mechanism design for Modular SOC Testing, In Proceedings 13th ATS, pp. 2-7, Nov [12] X Liu, Q Xu, On Reusing Test Access Mechanisms for Debug Data Transfer in SoC Post-Silicon Validation, Proceeding IEEE Asian Test Symposium, pp , 2008 [13] F Jianhua, L Jieyi, X Wenhua and Y Hongfei, An Improved Test Access Mechanism Structure and Optimization technique in System-on-Chip, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, Pages 23-24, editor@iaeme.com
9 An Efficient Algorithm For Wrapper and Tam Co-Optimization To Reduce Test Application Time In Core Based SOC [14] G. Giles, J. Wang, A. Sehgal, K. Balakrishnan, and J. Wingfield, Test access mechanism for multiple identical cores, in Proc. IEEE Int. Test Conf., Oct. 2008, pp [15] A Han, I Choi, and S Kang, Majority-Based Test Access Mechanism for Parallel Testing of Multiple Identical Cores, IEEE transaction on VLSI Ssystems, pp-1, 2014 [16] H Ke, D Zhongliang, H Jianming, Boundary Scan with Parallel Test Access Mechanism, The Ninth International Conference on Electronic Measurement & Instruments, pp 16-19,2009 [17] J Rau, P Wu, W Huang, C Chien and C Chen, Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs, Tamkang Journal of Science and Engineering, Vol. 13, No. 3, pp. 305_314, 2010 [18] K Chakrabarty V. Iyengar, A. Chandra, Test resource partitioning for systemon-a-chip. Frontiers in Electronic Testing, Vol. 20, [19] S Goel, J Marinissen, A Sehgal and K Chakravarti Testing of SoCs with Hierarchical Cores: Common Fallacies, Test Access Optimization, and Test Scheduling IEEE Transactions On Computers, Vol. 58, No. 3, March editor@iaeme.com
Efficient Test Access Mechanism Optimization for System-on-Chip
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, VOL. 22, NO. 5, MAY 2003 635 Efficient Test Access Mechanism Optimization for System-on-Chip Vikram Iyengar, Krishnendu Chakrabarty,
More informationTesting of Digital System-on- Chip (SoC)
Testing of Digital System-on- Chip (SoC) 1 Outline of the Talk Introduction to system-on-chip (SoC) design Approaches to SoC design SoC test requirements and challenges Core test wrapper P1500 core test
More informationA New Multi-site Test for System-on-Chip Using Multi-site Star Test Architecture
A New Multi-site Test for System-on-Chip Using Multi-site Star Test Architecture Dongkwan Han, Yong Lee, and Sungho Kang As the system-on-chip (SoC) design becomes more complex, the test costs are increasing.
More informationSystem-on-Chip Test Scheduling and Test Infrastructure Design
Linköping Studies in Science and Technology Thesis No. 1206 System-on-Chip Test Scheduling and Test Infrastructure Design by Anders Larsson Submitted to Linköping Institute of Technology at Linköping University
More informationWhat is a System on a Chip?
What is a System on a Chip? Integration of a complete system, that until recently consisted of multiple ICs, onto a single IC. CPU PCI DSP SRAM ROM MPEG SoC DRAM System Chips Why? Characteristics: Complex
More informationESE566 REPORT3. Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU
ESE566 REPORT3 Design Methodologies for Core-based System-on-Chip HUA TANG OVIDIU CARNU Nov 19th, 2002 ABSTRACT: In this report, we discuss several recent published papers on design methodologies of core-based
More informationFPGA area allocation for parallel C applications
1 FPGA area allocation for parallel C applications Vlad-Mihai Sima, Elena Moscu Panainte, Koen Bertels Computer Engineering Faculty of Electrical Engineering, Mathematics and Computer Science Delft University
More informationTest Resource Partitioning and Reduced Pin-Count Testing Based on Test Data Compression
Test esource Partitioning and educed Pin-Count Testing Based on Test Data Compression nshuman Chandra and Krishnendu Chakrabarty Department of Electrical and Computer Engineering Duke University, Durham,
More informationDesign of a High-speed and large-capacity NAND Flash storage system based on Fiber Acquisition
Design of a High-speed and large-capacity NAND Flash storage system based on Fiber Acquisition Qing Li, Shanqing Hu * School of Information and Electronic Beijing Institute of Technology Beijing, China
More informationModel-Based Synthesis of High- Speed Serial-Link Transmitter Designs
Model-Based Synthesis of High- Speed Serial-Link Transmitter Designs Ikchan Jang 1, Soyeon Joo 1, SoYoung Kim 1, Jintae Kim 2, 1 College of Information and Communication Engineering, Sungkyunkwan University,
More informationBarcode Based Automated Parking Management System
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 03, 2014 ISSN (online): 2321-0613 Barcode Based Automated Parking Management System Parth Rajeshbhai Zalawadia 1 Jasmin
More informationA Genetic Algorithm Approach for Solving a Flexible Job Shop Scheduling Problem
A Genetic Algorithm Approach for Solving a Flexible Job Shop Scheduling Problem Sayedmohammadreza Vaghefinezhad 1, Kuan Yew Wong 2 1 Department of Manufacturing & Industrial Engineering, Faculty of Mechanical
More informationA Load Balancing Algorithm based on the Variation Trend of Entropy in Homogeneous Cluster
, pp.11-20 http://dx.doi.org/10.14257/ ijgdc.2014.7.2.02 A Load Balancing Algorithm based on the Variation Trend of Entropy in Homogeneous Cluster Kehe Wu 1, Long Chen 2, Shichao Ye 2 and Yi Li 2 1 Beijing
More informationA Dynamic Link Allocation Router
A Dynamic Link Allocation Router Wei Song and Doug Edwards School of Computer Science, the University of Manchester Oxford Road, Manchester M13 9PL, UK {songw, doug}@cs.man.ac.uk Abstract The connection
More informationAccessing Private Network via Firewall Based On Preset Threshold Value
IOSR Journal of Computer Engineering (IOSR-JCE) e-issn: 2278-0661, p- ISSN: 2278-8727Volume 16, Issue 3, Ver. V (May-Jun. 2014), PP 55-60 Accessing Private Network via Firewall Based On Preset Threshold
More informationLoad Balanced Optical-Network-Unit (ONU) Placement Algorithm in Wireless-Optical Broadband Access Networks
Load Balanced Optical-Network-Unit (ONU Placement Algorithm in Wireless-Optical Broadband Access Networks Bing Li, Yejun Liu, and Lei Guo Abstract With the broadband services increasing, such as video
More informationShareability and Locality Aware Scheduling Algorithm in Hadoop for Mobile Cloud Computing
Shareability and Locality Aware Scheduling Algorithm in Hadoop for Mobile Cloud Computing Hsin-Wen Wei 1,2, Che-Wei Hsu 2, Tin-Yu Wu 3, Wei-Tsong Lee 1 1 Department of Electrical Engineering, Tamkang University
More informationZukang Shen Home Address: Work: 214-480-3198 707 Kindred Lane Cell: 512-619-7927
Zukang Shen Home Address: Work: 214-480-3198 707 Kindred Lane Cell: 512-619-7927 Richardson, TX 75080 Email: zukang.shen@ti.com Education: The University of Texas, Austin, TX, USA Jun. 2003 May 2006 Ph.D.,
More informationArchitectural Level Power Consumption of Network on Chip. Presenter: YUAN Zheng
Architectural Level Power Consumption of Network Presenter: YUAN Zheng Why Architectural Low Power Design? High-speed and large volume communication among different parts on a chip Problem: Power consumption
More informationA Novel Load Balancing Optimization Algorithm Based on Peer-to-Peer
A Novel Load Balancing Optimization Algorithm Based on Peer-to-Peer Technology in Streaming Media College of Computer Science, South-Central University for Nationalities, Wuhan 430074, China shuwanneng@yahoo.com.cn
More informationKeywords: Dynamic Load Balancing, Process Migration, Load Indices, Threshold Level, Response Time, Process Age.
Volume 3, Issue 10, October 2013 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Load Measurement
More informationAn SOC Test Integration Platform and Its Industrial Realization
An SOC Test Integration Platform and Its Industrial ealization Kuo-iang Cheng, Jing-eng Huang, Chih-ea ang, Chih-Yen o, i-ming Denq, Chih-Tsun Huang, and Cheng-en u Department of Electrical Engineering
More informationCoverage Related Issues in Networks
Coverage Related Issues in Networks Marida Dossena* 1 1 Department of Information Sciences, University of Naples Federico II, Napoli, Italy Email: marida.dossena@libero.it Abstract- Wireless sensor networks
More informationPower Reduction Techniques in the SoC Clock Network. Clock Power
Power Reduction Techniques in the SoC Network Low Power Design for SoCs ASIC Tutorial SoC.1 Power Why clock power is important/large» Generally the signal with the highest frequency» Typically drives a
More informationHyper Node Torus: A New Interconnection Network for High Speed Packet Processors
2011 International Symposium on Computer Networks and Distributed Systems (CNDS), February 23-24, 2011 Hyper Node Torus: A New Interconnection Network for High Speed Packet Processors Atefeh Khosravi,
More informationIndex Terms : Load rebalance, distributed file systems, clouds, movement cost, load imbalance, chunk.
Load Rebalancing for Distributed File Systems in Clouds. Smita Salunkhe, S. S. Sannakki Department of Computer Science and Engineering KLS Gogte Institute of Technology, Belgaum, Karnataka, India Affiliated
More informationResearch on Task Planning Based on Activity Period in Manufacturing Grid
Research on Task Planning Based on Activity Period in Manufacturing Grid He Yu an, Yu Tao, Hu Da chao Abstract In manufacturing grid (MG), activities of the manufacturing task need to be planed after the
More informationOptimal PID Controller Design for AVR System
Tamkang Journal of Science and Engineering, Vol. 2, No. 3, pp. 259 270 (2009) 259 Optimal PID Controller Design for AVR System Ching-Chang Wong*, Shih-An Li and Hou-Yi Wang Department of Electrical Engineering,
More informationTest compression bandwidth management in system-on-a-chip designs
Politechnika Poznańska Wydział Elektroniki i Telekomunikacji Poznań University of Technology Faculty of Electronics and Telecommunications Ph. D. Thesis Test compression bandwidth management in system-on-a-chip
More informationRemote Testing and Diagnosis of System-on-Chips Using Network Management Frameworks 1
Remote Testing and Diagnosis of System-on-Chips Using Network Management Frameworks 1 Oussama Laouamri & Chouki Aktouf DeFacTo Technologies, 167 rue de Mayoussard, 38 430 Moirans, FRANCE Abstract This
More informationA Locality Enhanced Scheduling Method for Multiple MapReduce Jobs In a Workflow Application
2012 International Conference on Information and Computer Applications (ICICA 2012) IPCSIT vol. 24 (2012) (2012) IACSIT Press, Singapore A Locality Enhanced Scheduling Method for Multiple MapReduce Jobs
More informationExploring Resource Provisioning Cost Models in Cloud Computing
Exploring Resource Provisioning Cost Models in Cloud Computing P.Aradhya #1, K.Shivaranjani *2 #1 M.Tech, CSE, SR Engineering College, Warangal, Andhra Pradesh, India # Assistant Professor, Department
More informationDesign and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip
Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana
More informationOpen Access Research on Database Massive Data Processing and Mining Method based on Hadoop Cloud Platform
Send Orders for Reprints to reprints@benthamscience.ae The Open Automation and Control Systems Journal, 2014, 6, 1463-1467 1463 Open Access Research on Database Massive Data Processing and Mining Method
More informationIdentifying Peer-to-Peer Traffic Based on Traffic Characteristics
Identifying Peer-to-Peer Traffic Based on Traffic Characteristics Prof S. R. Patil Dept. of Computer Engineering SIT, Savitribai Phule Pune University Lonavala, India srp.sit@sinhgad.edu Suraj Sanjay Dangat
More informationResearch Article Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design
VLSI Design, rticle ID 698041, 5 pages http://dx.doi.org/10.1155/2014/698041 Research rticle Engineering Change Orders Design Using Multiple Variables Linear Programming for VLSI Design Yu-Cheng Fan, Chih-Kang
More informationPhase Balancing of Distribution Systems Using a Heuristic Search Approach
Phase Balancing of Distribution Systems Using a Heuristic Search Approach Lin, Chia-Hung*, Kang, Meei-Song**, Chuang, Hui-Jen**, and Ho, Chin-Ying** *National Kaohsiung University of Applied Sciences **Kao
More informationRobust Outlier Detection Technique in Data Mining: A Univariate Approach
Robust Outlier Detection Technique in Data Mining: A Univariate Approach Singh Vijendra and Pathak Shivani Faculty of Engineering and Technology Mody Institute of Technology and Science Lakshmangarh, Sikar,
More informationDependability Driven Integration of Mixed Criticality SW Components
Dependability Driven Integration of Mixed Criticality SW Components Shariful Islam, Robert Lindström and Neeraj Suri Department of Computer Science TU Darmstadt, Germany {ripon,rl,suri}@informatik.tu-darmstadt.de
More informationA Reactive Tabu Search for Service Restoration in Electric Power Distribution Systems
IEEE International Conference on Evolutionary Computation May 4-11 1998, Anchorage, Alaska A Reactive Tabu Search for Service Restoration in Electric Power Distribution Systems Sakae Toune, Hiroyuki Fudo,
More informationCONCEPTUAL MODEL OF MULTI-AGENT BUSINESS COLLABORATION BASED ON CLOUD WORKFLOW
CONCEPTUAL MODEL OF MULTI-AGENT BUSINESS COLLABORATION BASED ON CLOUD WORKFLOW 1 XINQIN GAO, 2 MINGSHUN YANG, 3 YONG LIU, 4 XIAOLI HOU School of Mechanical and Precision Instrument Engineering, Xi'an University
More informationComputing Load Aware and Long-View Load Balancing for Cluster Storage Systems
215 IEEE International Conference on Big Data (Big Data) Computing Load Aware and Long-View Load Balancing for Cluster Storage Systems Guoxin Liu and Haiying Shen and Haoyu Wang Department of Electrical
More informationEfficient Motion Estimation by Fast Three Step Search Algorithms
Efficient Motion Estimation by Fast Three Step Search Algorithms Namrata Verma 1, Tejeshwari Sahu 2, Pallavi Sahu 3 Assistant professor, Dept. of Electronics & Telecommunication Engineering, BIT Raipur,
More informationError Detection and Data Recovery Architecture for Systolic Motion Estimators
Error Detection and Data Recovery Architecture for Systolic Motion Estimators L. Arun Kumar #1, L. Sheela *2 # PG Scholar, * Assistant Professor, Embedded System Technologies, Regional Center of Anna University
More informationHigh-Mix Low-Volume Flow Shop Manufacturing System Scheduling
Proceedings of the 14th IAC Symposium on Information Control Problems in Manufacturing, May 23-25, 2012 High-Mix Low-Volume low Shop Manufacturing System Scheduling Juraj Svancara, Zdenka Kralova Institute
More informationMaximum Power Tracking for Photovoltaic Power Systems
Tamkang Journal of Science and Engineering, Vol. 8, No 2, pp. 147 153 (2005) 147 Maximum Power Tracking for Photovoltaic Power Systems Joe-Air Jiang 1, Tsong-Liang Huang 2, Ying-Tung Hsiao 2 * and Chia-Hong
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
Volume 2, Issue 9, September 2012 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com An Experimental
More informationA Prediction-Based Transcoding System for Video Conference in Cloud Computing
A Prediction-Based Transcoding System for Video Conference in Cloud Computing Yongquan Chen 1 Abstract. We design a transcoding system that can provide dynamic transcoding services for various types of
More informationOptimizing Configuration and Application Mapping for MPSoC Architectures
Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends
More informationA RANDOMIZED LOAD BALANCING ALGORITHM IN GRID USING MAX MIN PSO ALGORITHM
International Journal of Research in Computer Science eissn 2249-8265 Volume 2 Issue 3 (212) pp. 17-23 White Globe Publications A RANDOMIZED LOAD BALANCING ALGORITHM IN GRID USING MAX MIN ALGORITHM C.Kalpana
More informationTasks Scheduling Game Algorithm Based on Cost Optimization in Cloud Computing
Journal of Computational Information Systems 11: 16 (2015) 6037 6045 Available at http://www.jofcis.com Tasks Scheduling Game Algorithm Based on Cost Optimization in Cloud Computing Renfeng LIU 1, Lijun
More informationAutomatic Floating-Point to Fixed-Point Transformations
Automatic Floating-Point to Fixed-Point Transformations Kyungtae Han, Alex G. Olson, and Brian L. Evans Dept. of Electrical and Computer Engineering The University of Texas at Austin Austin, TX 78712 1084
More informationLoad-Balancing Enhancement by a Mobile Data Collector in Wireless Sensor Networks
Load-Balancing Enhancement by a Mobile Data Collector in Wireless Sensor Networks Ahmad Patooghy Department of Computer Engineering Iran University of Science & Technology Tehran, Iran patooghy@iust.ac.ir
More informationEfficient Scheduling Of On-line Services in Cloud Computing Based on Task Migration
Efficient Scheduling Of On-line Services in Cloud Computing Based on Task Migration 1 Harish H G, 2 Dr. R Girisha 1 PG Student, 2 Professor, Department of CSE, PESCE Mandya (An Autonomous Institution under
More informationAdvanced Load Balancing Mechanism on Mixed Batch and Transactional Workloads
Advanced Load Balancing Mechanism on Mixed Batch and Transactional Workloads G. Suganthi (Member, IEEE), K. N. Vimal Shankar, Department of Computer Science and Engineering, V.S.B. Engineering College,
More informationIMPROVING BUSINESS PROCESS MODELING USING RECOMMENDATION METHOD
Journal homepage: www.mjret.in ISSN:2348-6953 IMPROVING BUSINESS PROCESS MODELING USING RECOMMENDATION METHOD Deepak Ramchandara Lad 1, Soumitra S. Das 2 Computer Dept. 12 Dr. D. Y. Patil School of Engineering,(Affiliated
More informationEFFECTIVE DATA RECOVERY FOR CONSTRUCTIVE CLOUD PLATFORM
INTERNATIONAL JOURNAL OF REVIEWS ON RECENT ELECTRONICS AND COMPUTER SCIENCE EFFECTIVE DATA RECOVERY FOR CONSTRUCTIVE CLOUD PLATFORM Macha Arun 1, B.Ravi Kumar 2 1 M.Tech Student, Dept of CSE, Holy Mary
More informationComparision of k-means and k-medoids Clustering Algorithms for Big Data Using MapReduce Techniques
Comparision of k-means and k-medoids Clustering Algorithms for Big Data Using MapReduce Techniques Subhashree K 1, Prakash P S 2 1 Student, Kongu Engineering College, Perundurai, Erode 2 Assistant Professor,
More informationDEVELOPING TRENDS OF SYSTEM ON A CHIP AND EMBEDDED SYSTEM
DEVELOPING TRENDS OF SYSTEM ON A CHIP AND EMBEDDED SYSTEM * Monire Norouzi Young Researchers and Elite Club, Shabestar Branch, Islamic Azad University, Shabestar, Iran *Author for Correspondence ABSTRACT
More informationENERGY EFFICIENT VIRTUAL MACHINE ASSIGNMENT BASED ON ENERGY CONSUMPTION AND RESOURCE UTILIZATION IN CLOUD NETWORK
International Journal of Computer Engineering & Technology (IJCET) Volume 7, Issue 1, Jan-Feb 2016, pp. 45-53, Article ID: IJCET_07_01_006 Available online at http://www.iaeme.com/ijcet/issues.asp?jtype=ijcet&vtype=7&itype=1
More informationA RDT-Based Interconnection Network for Scalable Network-on-Chip Designs
A RDT-Based Interconnection Network for Scalable Network-on-Chip Designs ang u, Mei ang, ulu ang, and ingtao Jiang Dept. of Computer Science Nankai University Tianjing, 300071, China yuyang_79@yahoo.com.cn,
More informationOCRP Implementation to Optimize Resource Provisioning Cost in Cloud Computing
OCRP Implementation to Optimize Resource Provisioning Cost in Cloud Computing K. Satheeshkumar PG Scholar K. Senthilkumar PG Scholar A. Selvakumar Assistant Professor Abstract- Cloud computing is a large-scale
More informationAttaining EDF Task Scheduling with O(1) Time Complexity
Attaining EDF Task Scheduling with O(1) Time Complexity Verber Domen University of Maribor, Faculty of Electrical Engineering and Computer Sciences, Maribor, Slovenia (e-mail: domen.verber@uni-mb.si) Abstract:
More informationDesigning and Embodiment of Software that Creates Middle Ware for Resource Management in Embedded System
, pp.97-108 http://dx.doi.org/10.14257/ijseia.2014.8.6.08 Designing and Embodiment of Software that Creates Middle Ware for Resource Management in Embedded System Suk Hwan Moon and Cheol sick Lee Department
More informationDistributed forests for MapReduce-based machine learning
Distributed forests for MapReduce-based machine learning Ryoji Wakayama, Ryuei Murata, Akisato Kimura, Takayoshi Yamashita, Yuji Yamauchi, Hironobu Fujiyoshi Chubu University, Japan. NTT Communication
More informationA Load Balancing Method in SiCo Hierarchical DHT-based P2P Network
1 Shuang Kai, 2 Qu Zheng *1, Shuang Kai Beijing University of Posts and Telecommunications, shuangk@bupt.edu.cn 2, Qu Zheng Beijing University of Posts and Telecommunications, buptquzheng@gmail.com Abstract
More informationDynamic Load Balancing of Virtual Machines using QEMU-KVM
Dynamic Load Balancing of Virtual Machines using QEMU-KVM Akshay Chandak Krishnakant Jaju Technology, College of Engineering, Pune. Maharashtra, India. Akshay Kanfade Pushkar Lohiya Technology, College
More informationWireless Sensor Networks Coverage Optimization based on Improved AFSA Algorithm
, pp. 99-108 http://dx.doi.org/10.1457/ijfgcn.015.8.1.11 Wireless Sensor Networks Coverage Optimization based on Improved AFSA Algorithm Wang DaWei and Wang Changliang Zhejiang Industry Polytechnic College
More informationInternational Journal of Engineering Research ISSN: 2348-4039 & Management Technology November-2015 Volume 2, Issue-6
International Journal of Engineering Research ISSN: 2348-4039 & Management Technology Email: editor@ijermt.org November-2015 Volume 2, Issue-6 www.ijermt.org Modeling Big Data Characteristics for Discovering
More informationSLA-aware Resource Scheduling for Cloud Storage
SLA-aware Resource Scheduling for Cloud Storage Zhihao Yao Computer and Information Technology Purdue University West Lafayette, Indiana 47906 Email: yao86@purdue.edu Ioannis Papapanagiotou Computer and
More informationIn-Block Level Redundancy Management for Flash Storage System
, pp.309-318 http://dx.doi.org/10.14257/ijmue.2015.10.9.32 In-Block Level Redundancy Management for Flash Storage System Seung-Ho Lim Division of Computer and Electronic Systems Engineering Hankuk University
More informationDesign and Implementation of Concurrent Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications
Design and Implementation of Concurrent Error Detection and Data Recovery Architecture for Motion Estimation Testing Applications 1 Abhilash B T, 2 Veerabhadrappa S T, 3 Anuradha M G Department of E&C,
More informationUtilizing Round Robin Concept for Load Balancing Algorithm at Virtual Machine Level in Cloud Environment
Utilizing Round Robin Concept for Load Balancing Algorithm at Virtual Machine Level in Cloud Environment Stuti Dave B H Gardi College of Engineering & Technology Rajkot Gujarat - India Prashant Maheta
More informationMulti-objective Design Space Exploration based on UML
Multi-objective Design Space Exploration based on UML Marcio F. da S. Oliveira, Eduardo W. Brião, Francisco A. Nascimento, Instituto de Informática, Universidade Federal do Rio Grande do Sul (UFRGS), Brazil
More informationAmerican Journal of Engineering Research (AJER) 2013 American Journal of Engineering Research (AJER) e-issn: 2320-0847 p-issn : 2320-0936 Volume-2, Issue-4, pp-39-43 www.ajer.us Research Paper Open Access
More informationMultiobjective Multicast Routing Algorithm
Multiobjective Multicast Routing Algorithm Jorge Crichigno, Benjamín Barán P. O. Box 9 - National University of Asunción Asunción Paraguay. Tel/Fax: (+9-) 89 {jcrichigno, bbaran}@cnc.una.py http://www.una.py
More informationInternational Journal of Computer Science Trends and Technology (IJCST) Volume 3 Issue 3, May-June 2015
RESEARCH ARTICLE OPEN ACCESS Ensuring Reliability and High Availability in Cloud by Employing a Fault Tolerance Enabled Load Balancing Algorithm G.Gayathri [1], N.Prabakaran [2] Department of Computer
More informationMulti-Objective Genetic Test Generation for Systems-on-Chip Hardware Verification
Multi-Objective Genetic Test Generation for Systems-on-Chip Hardware Verification Adriel Cheng Cheng-Chew Lim The University of Adelaide, Australia 5005 Abstract We propose a test generation method employing
More informationLoad Balancing Routing Algorithm among Multiple Gateways in MANET with Internet Connectivity
Load Balancing Routing Algorithm among Multiple Gateways in MANET with Internet Connectivity Yonghang Yan*, Linlin Ci*, Ruiping Zhang**, Zhiming Wang* *School of Computer Science, Beiing Institute of Technology,
More informationLoad Balancing and Switch Scheduling
EE384Y Project Final Report Load Balancing and Switch Scheduling Xiangheng Liu Department of Electrical Engineering Stanford University, Stanford CA 94305 Email: liuxh@systems.stanford.edu Abstract Load
More informationAn Improved Ant Colony Optimization Algorithm for Software Project Planning and Scheduling
An Improved Ant Colony Optimization Algorithm for Software Project Planning and Scheduling Avinash Mahadik Department Of Computer Engineering Alard College Of Engineering And Management,Marunje, Pune Email-avinash.mahadik5@gmail.com
More informationIMPLEMENTATION OF SOURCE DEDUPLICATION FOR CLOUD BACKUP SERVICES BY EXPLOITING APPLICATION AWARENESS
IMPLEMENTATION OF SOURCE DEDUPLICATION FOR CLOUD BACKUP SERVICES BY EXPLOITING APPLICATION AWARENESS Nehal Markandeya 1, Sandip Khillare 2, Rekha Bagate 3, Sayali Badave 4 Vaishali Barkade 5 12 3 4 5 (Department
More informationA Fuzzy Based Solution for Improving Power Quality in Electric Railway Networks
A Fuzzy Based Solution for Improving Power Quality in Electric Railway Networks Mohammad Ali Sandidzadeh School of Railway Engineering, Iran University of Science & Technology, Tehran, Iran Tel: 98-21-7749-1030
More informationSwitched Interconnect for System-on-a-Chip Designs
witched Interconnect for ystem-on-a-chip Designs Abstract Daniel iklund and Dake Liu Dept. of Physics and Measurement Technology Linköping University -581 83 Linköping {danwi,dake}@ifm.liu.se ith the increased
More informationISSN: 2321-7782 (Online) Volume 2, Issue 2, February 2014 International Journal of Advance Research in Computer Science and Management Studies
ISSN: 2321-7782 (Online) Volume 2, Issue 2, February 2014 International Journal of Advance Research in Computer Science and Management Studies Research Article / Paper / Case Study Available online at:
More informationCOMPUTATIONIMPROVEMENTOFSTOCKMARKETDECISIONMAKING MODELTHROUGHTHEAPPLICATIONOFGRID. Jovita Nenortaitė
ISSN 1392 124X INFORMATION TECHNOLOGY AND CONTROL, 2005, Vol.34, No.3 COMPUTATIONIMPROVEMENTOFSTOCKMARKETDECISIONMAKING MODELTHROUGHTHEAPPLICATIONOFGRID Jovita Nenortaitė InformaticsDepartment,VilniusUniversityKaunasFacultyofHumanities
More informationAn Isolated Multiport DC-DC Converter for Different Renewable Energy Sources
An Isolated Multiport DC-DC Converter for Different Renewable Energy Sources K.Pradeepkumar 1, J.Sudesh Johny 2 PG Student [Power Electronics & Drives], Dept. of EEE, Sri Ramakrishna Engineering College,
More informationDynamic Adaptive Feedback of Load Balancing Strategy
Journal of Information & Computational Science 8: 10 (2011) 1901 1908 Available at http://www.joics.com Dynamic Adaptive Feedback of Load Balancing Strategy Hongbin Wang a,b, Zhiyi Fang a,, Shuang Cui
More informationHorizontal Aggregations in SQL to Prepare Data Sets for Data Mining Analysis
IOSR Journal of Computer Engineering (IOSRJCE) ISSN: 2278-0661, ISBN: 2278-8727 Volume 6, Issue 5 (Nov. - Dec. 2012), PP 36-41 Horizontal Aggregations in SQL to Prepare Data Sets for Data Mining Analysis
More informationA Proposed Framework for Ranking and Reservation of Cloud Services Based on Quality of Service
II,III A Proposed Framework for Ranking and Reservation of Cloud Services Based on Quality of Service I Samir.m.zaid, II Hazem.m.elbakry, III Islam.m.abdelhady I Dept. of Geology, Faculty of Sciences,
More informationDESIGN OF CLUSTER OF SIP SERVER BY LOAD BALANCER
INTERNATIONAL JOURNAL OF REVIEWS ON RECENT ELECTRONICS AND COMPUTER SCIENCE DESIGN OF CLUSTER OF SIP SERVER BY LOAD BALANCER M.Vishwashanthi 1, S.Ravi Kumar 2 1 M.Tech Student, Dept of CSE, Anurag Group
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton Dept. of Electrical and Computer Engineering University of British Columbia bradq@ece.ubc.ca
More informationA Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor Scheduling
A Hardware-Software Cosynthesis Technique Based on Heterogeneous Multiprocessor Scheduling ABSTRACT Hyunok Oh cosynthesis problem targeting the system-on-chip (SOC) design. The proposed algorithm covers
More informationDynamic Resource Allocation in Softwaredefined Radio The Interrelation Between Platform Architecture and Application Mapping
Dynamic Resource Allocation in Softwaredefined Radio The Interrelation Between Platform Architecture and Application Mapping V. Marojevic, X. Revés, A. Gelonch Polythechnic University of Catalonia Dept.
More information'HSDUWPHQW RI (OHFWULFDO DQG,QIRUPDWLRQ 7HFKQRORJ\ BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB /XQG 8QLYHUVLW\ 3XEOLFDWLRQV
'HDWPHQW RI (OHFWLFDO DQG,QIRPDWLRQ 7HFKQRORJ\ BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB /XQG 8QLYHVLW\ 3XEOLFDWLRQV Institutional Repository of Lund niversity Found at http://lup.lub.lu.se 7KLV LV DQ DXWKR
More informationSTUDY OF PROJECT SCHEDULING AND RESOURCE ALLOCATION USING ANT COLONY OPTIMIZATION 1
STUDY OF PROJECT SCHEDULING AND RESOURCE ALLOCATION USING ANT COLONY OPTIMIZATION 1 Prajakta Joglekar, 2 Pallavi Jaiswal, 3 Vandana Jagtap Maharashtra Institute of Technology, Pune Email: 1 somanprajakta@gmail.com,
More informationFigure 1. The cloud scales: Amazon EC2 growth [2].
- Chung-Cheng Li and Kuochen Wang Department of Computer Science National Chiao Tung University Hsinchu, Taiwan 300 shinji10343@hotmail.com, kwang@cs.nctu.edu.tw Abstract One of the most important issues
More informationEfficient Algorithm for Predicting QOS in Cloud Services Sangeeta R. Alagi, Srinu Dharavath
Efficient Algorithm for Predicting QOS in Cloud Services Sangeeta R. Alagi, Srinu Dharavath Abstract Now a days, Cloud computing is becoming more popular research topic. Building high-quality cloud applications
More information