SEMICONDUCTOR TECHNICAL DATA

Transcription

1 SEIONDUTOR TEHNIAL DATA The BD to seven segment latch/decoder/driver is cotructed with complementary OS (OS) enhancement mode devices and NPN bipolar output drivers in a single monolithic structure. The circuit provides the functio of a 4 bit storage latch, an 8421 BD to seven segment decoder, and an output drive capability. Lamp test (LT), blanking (BI), and latch enable (LE) inputs are used to test the display, to turn off or pulse modulate the brightness of the display, and to store a BD code, respectively. It can be used with seven segment light emitting diodes (LED), incandescent, fluorescent, gas discharge, or liquid crystal readouts either directly or indirectly. Applicatio include itrument (e.g., counter, DV, etc.) display driver, computer/calculator display driver, cockpit display driver, and various clock, watch, and timer uses. Low Logic ircuit Power Dissipation High urrent Sourcing Outputs (Up to 25 ma) Latch Storage of ode Blanking Input Lamp Test Provision Readout Blanking on all Illegal Input ombinatio Lamp Inteity odulation apability Time Share (ultiplexing) Facility Supply Voltage Range = 3.0 V to 18 V apable of Driving Two Low power TTL Loads, One Low power Schottky TTL Load or Two HTL Loads Over the Rated Temperature Range hip omplexity: 216 FETs or 54 Equivalent Gates Triple Diode Protection on all Inputs ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ AXIU RATINGS* (Voltages Referenced to ) ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ Rating Symbol Value Unit D Supply Voltage 0.5 to + 18 V Input Voltage, All Inputs Vin 0.5 to +0.5 V D urrent Drain per Input Pin I ma Operating Temperature Range TA 55 to Power Dissipation per Package PD 500 mw Storage Temperature Range Tstg 65 to + 0 aximum Output Drive urrent (Source) per Output aximum ontinuous Output Power (Source) per Output OTOROLA otorola, Inc OS LOGI DATA IOHmax 25 ma POHmax 50 mw POHmax = IOH ( VOH) * aximum Ratings are those values beyond which damage to the device may occur. Temperature Derating: Plastic P and D/DW Packages: 7.0 mw/ From 65 To 125 eramic L Packages: 12 mw/ From 0 To 125 REV 3 1/94 L SUFFIX ERAI ASE 620 ORDERING INFORATION 14XXXBP Plastic 14XXXBL eramic 14XXXBDW SOI 14XXXBD SOI TA = 55 to 125 for all packages. PIN ASSIGNENT B LT BI LE D A f g a b c d e P SUFFIX PLASTI ASE 648 D SUFFIX SOI ASE 751B DW SUFFIX SOI ASE 751G Inputs DISPLAY TRUTH TABLE e f Outputs LE BI LT D B A a b c d e f g Display X X 0 X X X X X 0 1 X X X X Blank Blank Blank Blank Blank Blank Blank X X X X * * X = Don t are *Depends upon the BD code previously applied when LE = 0 d g a c b 361

2 ELETRIAL HARATERISTIS (Voltages Referenced to ) haracteristic Output Voltage 0 Level Vin = or 0 Vin = 0 or 1 Level Input Voltage # 0 Level (VO = 3.8 or 0.5 ) (VO = 8.8 or 1.0 ) (VO = 13.8 or 1.5 ) (VO = 0.5 or 3.8 ) (VO = 1.0 or 8.8 ) (VO = 1.5 or 13.8 ) 1 Level Output Drive Voltage (IOH = 0 ma) Source (IOH = ma) (IOH = ma) (IOH = ma) (IOH = 20 ma) (IOH = 25 ma) (IOH = 0 ma) (IOH = ma) (IOH = ma) (IOH = ma) (IOH = 20 ma) (IOH = 25 ma) (IOH = 0 ma) (IOH = ma) (IOH = ma) (IOH = ma) (IOH = 20 ma) (IOH = 25 ma) Output Drive urrent (VOL = 0.4 V) (VOL = 0.5 V) (VOL = 1.5 V) Sink Symbol VOL VOH VIL VIH VOH IOL in ax in Typ # ax in ax Unit Input urrent Iin ± 0.1 ± ± 0.1 ± 1.0 µadc Input apacitance in 7.5 pf Quiescent urrent (Per Package) Vin = 0 or, Iout = 0 µa Total Supply urrent** (Dynamic plus Quiescent, Per Package) (L = 50 pf on all outputs, all buffers switching) IDD IT #Noise immunity specified for worst case input combination. Noise argin for both 1 and 0 level = 1.0 = 2.0 = 2.5 = **The formulas given are for the typical characteristics only at 25. To calculate total supply current at loads other than 50 pf: IT(L) = IT(50 pf) x 3 (L 50) f where: IT is in µa (per package), L in pf, in, and f in khz is input frequency IT = (1.9 µa/khz) f + IDD IT = (3.8 µa/khz) f + IDD IT = (5.7 µa/khz) f + IDD madc µadc µadc 362

3 SWITHING HARATERISTIS* (L = 50 pf, TA = 25 ) haracteristic Output Rise Time ttlh = (0.40 /pf) L + 20 ttlh = (0.25 /pf) L ttlh = (0.20 /pf) L + Output Fall Time tthl = (1.5 /pf) L + 50 tthl = (0.75 /pf) L tthl = (0.55 /pf) L Data Propagation Delay Time tplh = (0.40 /pf) L tplh = (0.25 /pf) L tplh = (0.20 /pf) L Symbol ttlh tthl tplh in Typ ax Unit tphl = (1.3 /pf) L tphl = (0.60 /pf) L tphl = (0.35 /pf) L tphl Blank Propagation Delay Time tplh = (0.30 /pf) L tplh = (0.25 /pf) L tplh = (0. /pf) L tplh I tphl = (0.85 /pf) L tphl = (0.45 /pf) L tphl = (0.35 /pf) L tphl Lamp Test Propagation Delay Time tplh = (0.45 /pf) L tplh = (0.25 /pf) L tplh = (0.20 /pf) L + 80 tplh tphl = (1.3 /pf) L tphl = (0.45 /pf) L tphl = (0.35 /pf) L tphl Setup Time tsu Hold Time th Latch Enable Pulse Width twl * The formulas given are for the typical characteristics only. This device contai protection circuitry to protect the inputs agait damage due to high static voltages or electric fields; however, it is advised that normal precautio be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. A destructive high current mode may occur if Vin and Vout are not cotrained to the range (Vin or Vout). Due to the sourcing capability of this circuit, damage can occur to the device if is applied, and the outputs are shorted to and are at a logical 1 (See aximum Ratings). Unused inputs must always be tied to an appropriate logic voltage level (e.g., either or ). 363

4 Input LE low, and Inputs D, BI and LT high. f in respect to a system clock. All outputs connected to respective L loads. A, B, AND ANY OUTPUT f % DUTY YLE VOH VOL Figure 1. Dynamic Power Dissipation Signal Waveforms INPUT tplh % tphl VOH OUTPUT g % VOL ttlh tthl (a) Inputs D and LE low, and Inputs A, B, BI and LT high. LE 20 tsu % th INPUT OUTPUT g VOH (b) Input D low, Inputs A, B, BI and LT high. VOL LE 20 twl % 20 (c) Data DBA strobed into latches. Figure 2. Dynamic Signal Waveforms 364

5 ONNETIONS TO VARIOUS DISPLAY READOUTS LIGHT EITTING DIODE (LED) READOUT OON ATHODE LED OON ANODE LED 1.7 V 1.7 V INANDESENT READOUT FLUORESENT READOUT ** DIRET (LOW BRIGHTNESS) FILAENT SUPPLY OR APPROPRIATE VOLTAGE BELOW. (AUTION: aximum working voltage = 18.0 V) GAS DISHARGE READOUT APPROPRIATE VOLTAGE LIQUID RYSTAL (LD) READOUT EXITATION (SQUARE WAVE, TO ) 1/4 OF 14070B ** A filament pre warm resistor is recommended to reduce filament thermal shock and increase the effective cold resistance of the filament. Direct dc drive of LD s not recommended for life of LD readouts. 365

6 LOGI DIAGRA BI 4 13 a A 7 12 b 11 c B 1 d 9 e 2 f 14 g LT 3 D 6 LE 5 = PIN 16 = PIN 8 366

7 OUTLINE DIENSIONS L SUFFIX ERAI DIP PAKAGE ASE 620 ISSUE V T SEATING PLANE F A E G D 16 PL 0.25 (0.0) T N B A S K L J 16 PL 0.25 (0.0) T B S NOTES: 1. DIENSIONING AND TOLERANING PER ANSI Y14.5, ONTROLLING DIENSION: INH. 3. DIENSION L TO ENTER OF LEAD WHEN FORED PARALLEL. 4. DIENSION F AY NARROW TO 0.76 (0.030) WHERE THE LEAD ENTERS THE ERAI BODY. INHES ILLIETERS DI IN AX IN AX A B D E 0 BS 1.27 BS F G 0.0 BS 2.54 BS H K L BS 7.62 BS 0 0 N P SUFFIX PLASTI DIP PAKAGE ASE ISSUE R 16 H A 1 8 G F 9 D 16 PL B S K 0.25 (0.0) T SEATING T PLANE A J L NOTES: 1. DIENSIONING AND TOLERANING PER ANSI Y14.5, ONTROLLING DIENSION: INH. 3. DIENSION L TO ENTER OF LEADS WHEN FORED PARALLEL. 4. DIENSION B DOES NOT INLUDE OLD FLASH. 5. ROUNDED ORNERS OPTIONAL. INHES ILLIETERS DI IN AX IN AX A B D F G 0.0 BS 2.54 BS H 0 BS 1.27 BS J K L S

8 OUTLINE DIENSIONS D SUFFIX PLASTI SOI PAKAGE ASE 751B 05 ISSUE J T SEATING PLANE G A D 16 PL K B P 8 PL 0.25 (0.0) B S 0.25 (0.0) T B S A S R X 45 J F NOTES: 1. DIENSIONING AND TOLERANING PER ANSI Y14.5, ONTROLLING DIENSION: ILLIETER. 3. DIENSIONS A AND B DO NOT INLUDE OLD PROTRUSION. 4. AXIU OLD PROTRUSION 0. (0.006) PER SIDE. 5. DIENSION D DOES NOT INLUDE DABAR PROTRUSION. ALLOWABLE DABAR PROTRUSION SHALL BE (0.005) TOTAL IN EXESS OF THE D DIENSION AT AXIU ATERIAL ONDITION. ILLIETERS INHES DI IN AX IN AX A B D F G 1.27 BS 0 BS J K P R DW SUFFIX PLASTI SOI PAKAGE ASE 751G 02 ISSUE A A X D 14X G B 0.0 (0.25) T A S B S 8 K 8X P T SEATING PLANE 0.0 (0.25) J F B R X 45 NOTES: 1. DIENSIONING AND TOLERANING PER ANSI Y14.5, ONTROLLING DIENSION: ILLIETER. 3. DIENSIONS A AND B DO NOT INLUDE OLD PROTRUSION. 4. AXIU OLD PROTRUSION 0. (0.006) PER SIDE. 5. DIENSION D DOES NOT INLUDE DABAR PROTRUSION. ALLOWABLE DABAR PROTRUSION SHALL BE 0.13 (0.005) TOTAL IN EXESS OF D DIENSION AT AXIU ATERIAL ONDITION. ILLIETERS INHES DI IN AX IN AX A B D F G 1.27 BS 0 BS J K P R

9 otorola reserves the right to make changes without further notice to any products herein. otorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does otorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation coequential or incidental damages. Typical parameters which may be provided in otorola data sheets and/or specificatio can and do vary in different applicatio and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. otorola does not convey any licee under its patent rights nor the rights of others. otorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applicatio intended to support or sustain life, or for any other application in which the failure of the otorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use otorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold otorola and its officers, employees, subsidiaries, affiliates, and distributors harmless agait all claims, costs, damages, and expees, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that otorola was negligent regarding the design or manufacture of the part. otorola and are registered trademarks of otorola, Inc. otorola, Inc. is an Equal Opportunity/Affirmative Action Employer. How to reach us: USA/EUROPE/Locatio Not Listed: otorola Literature Distribution; JAPAN: Nippon otorola Ltd.; Tatsumi SPD JLD, 6F Seibu Butsuryu enter, P.O. Box 20912; Phoenix, Arizona or Tatsumi Koto Ku, Tokyo 135, Japan FAX: RFAX0@ .sps.mot.com TOUHTONE ASIA/PAIFI: otorola Semiconductors H.K. Ltd.; 8B Tai Ping Industrial Park, INTERNET: NET.com 51 Ting Kok Road, Tai Po, N.T., Hong Kong /D 369