SHIFT! Shared History Instruction Fetch! for Lean-Core Server Processors" Cansu Kaynak, Boris Grot, Babak Falsafi"
|
|
|
- Bryce Griffith
- 8 years ago
- Views:
Transcription
1 SHIFT! Shared History Instruction Fetch! for Lean-Core Server Processors" Cansu Kaynak, Boris Grot, Babak Falsafi"
2 Instruction Fetch Stalls in Servers" Traditional and emerging server apps:" Deep software stacks" Multi-MB instruction working sets" " Instruction fetch stalls:" Account for up to 60% of execution time" Cause severe core underutilization " Scripting" Web Server" DBMS" Libraries" Operating System" Major performance and throughput bottleneck" 2"
3 Mitigating Instruction Fetch Stalls" Next-Line Prefetcher:" Cannot predict discontinuities" " Temporal Streaming:" Records & replays recurring " "I-Cache access sequences" State-of-the-art: PIF" " Proactive Instruction Fetch (PIF) [Ferdman 11]" Can predict nearly all I-Cache misses" at cost of ~200KB per-core history" " Temporal streaming is effective, but incurs prohibitive overhead" " 3" Speedup" 1.5" 1.4" 1.3" 1.2" 1.1" 1" NextLine" PIF"
4 Overhead of Temporal Streaming" e.g., Intel Xeon, IBM Power"! High performance"! Negligible area overhead" e.g., ARM Cortex, Tilera"! High performance" " Significant area overhead" This Work: Practical & Effective Temporal Streaming" 4"
5 Shared History Instruction Fetch" Observation: " Cores executing same app exhibit same control flow" Significant overlap between temporal streams in history"! Approach:" " History sharing across cores running common app" Virtualized history for flexibility" Compared to state-of-the-art:" 98% of performance with 14x less storage" Relative area overhead: 70% # 5% for leanest core" 5"
6 Outline" Introduction" Temporal Streaming" Background" Impracticality" Instruction History Commonality" Shared History Instruction Fetch" Evaluation Highlights" Conclusion" 6"
7 Temporal Streaming Basics" EPFL " MICRO " Time" I-Cache Access..." Sequence:" A C search( )" fn(" A" B" C" index_lookup( )" X" D" Y" X Y" Z" Z" I-cache " blocks" C D..." A C X Y" Z" C D..." Recurring control flow # Recurring temporal streams" 7"
8 Exploiting Temporal Streams" State-of-the-art: Proactive Instruction Fetch [Ferdman 11]" 1. Record sequences of accesses" 2. Locate latest occurrence of a sequence" 3. Replay old sequence as prediction" " Time"..." A C X Y" Z" C D..." A C X Y" Z" C D..." Stream" I-Cache Hits" Stable control flow & deep software stack " # Many long temporal streams" How much storage is required to capture these streams?" 8"
9 Streaming Effectiveness vs. Storage Overhead" Instruction Miss Coverage" 100%" 90%" 55%" 35%" Next-Line" Stream History: ~16KB per core" Stream History: ~200KB per core" Proportional to instruction working set" History Storage" inf" More history # More misses eliminated" 9"
10 Conventional Fat Cores" Cost of Temporal Streaming" Instruction history size is function of instruction working set" Independent of core type!" e.g., Intel Xeon, IBM Power" Core area much larger than history" 4% of Xeon core" Emerging Lean Cores" e.g., ARM Cortex, Tilera" History storage approaches core area" 70% of Cortex A8 core" Need for effective & low-overhead temporal streaming" 10"
11 Reducing Temporal Streaming Overhead" Less history storage per core:" " Much less coverage & performance" " " Predictor Virtualization [Burcea 08]:" Embed per-core instruction history into LLC" " Storage & write traffic scales with #cores" Need for a solution that preserves performance" 11"
12 Outline" Introduction" Temporal Streaming" Instruction History Commonality" Shared History Instruction Fetch" Evaluation Highlights" Conclusion" 12"
13 Instruction History Commonality Across Cores" Worker threads execute same types of requests from clients" Cores exhibit common control flow" Instruction histories overlap significantly" 13"
14 Quantifying Instruction History Commonality" Instruction Stream History:" Recorded by one core"..." M N A C X Y" Z" C D P" R" S"..." New Instruction Stream:" Observed by other cores"..." J" A C X Y" Z" C D K"..." Common Stream" = 7 Addresses" >90% of I-cache accesses in common streams" 14"
15 Outline" Introduction" Temporal Streaming" Instruction History Commonality" Shared History Instruction Fetch" Evaluation Highlights" Conclusion" 15"
16 Shared History Instruction Fetch (SHIFT)" Single shared history across cores running common app" One core picked at random generates history" All cores replay shared history for streaming" " Replay" Replay" 16"
17 17" Shared Instruction History Storage" Index" " " History Buffer" "
18 18" Recording Temporal Streams" History Generator"..." A C X Y"..." Retired Instructions" A Index" A" C" X" Y" " A" C" X" Y" " A" History Buffer" "
19 19" Replaying Temporal Streams" A" Miss" Index" A" C" X" Y" Stream Read" " " A" C" X" Y" " History Buffer" "
20 Virtualizing SHIFT" Shared instruction history:" Minimizes aggregate storage requirements & history writes " Allows embedding shared history into LLC [Burcea 08]" LLC Tags" LLC Data" Index Ptrs" History" Buffer" Entries" Shared history allows for history virtualization" 20"
21 Outline" Introduction" Temporal Streaming" Instruction History Commonality" Shared History Instruction Fetch" Evaluation Highlights" Conclusion" 21"
22 Methodology" FLEXUS full-system trace and OoO timing simulator [Wenisch 06]" Traditional Server Apps:" OLTP " DSS" Web Frontend" Emerging Server Apps:" Media Streaming" Web Search" Simulated System:" 16-core 2GHz" Cortex A8- & A15-like core " L1 (I and D): 32KB, 2-way" NUCA L2: 8MB, 16-way" On-Chip Network: Mesh " Comparison w/ state-of-the-art instruction prefetcher:" Proactive Instruction Fetch (PIF) [Ferdman 11]" " 22"
23 Instruction Miss Coverage (%)" 100" 80" 60" 40" 20" Miss Coverage Comparison" SHIFT: 32K entries" for all cores" SHIFT" PIF: 32K entries/core" PIF (small): 2K entries/core" PIF" 0" 1K" 2K" 4K" 8K" 16K" 32K" 64K" 128K" 256K" 512K" inf" Aggregate History Buffer Size (# entries)" SHIFT outperforms PIF for any given aggregate history size" 23"
24 Performance Comparison" 1.5" NextLine" PIF (small)" PIF" SHIFT" 1.4" Speedup" 1.3" 1.2" 1.1" 1" SHIFT preserves 98% of PIF s performance with 14X less storage" 24"
25 Conclusion" I-misses are critical for server performance" Temporal Streaming is effective" But incurs prohibitive storage overhead" " Shared History Instruction Fetch" Minimizes storage overhead by sharing history " Preserves benefits of temporal streaming" 25"
26 Thanks!" Questions?"
SHIFT: Shared History Instruction Fetch for Lean-Core Server Processors
: Shared History Instruction Fetch for Lean-Core Server Processors Cansu Kaynak EcoCloud, EPFL Boris Grot * University of Edinburgh Babak Falsafi EcoCloud, EPFL ABSTRACT In server workloads, large instruction
Database Servers on Chip Multiprocessors: Limitations and Opportunities
Database Servers on Chip Multiprocessors: Limitations and Opportunities Nikos Hardavellas, Ippokratis Pandis, Ryan Johnson, Naju G. Mancheril Anastassia Ailamaki and Babak Falsafi Database Group and Computer
More on Pipelining and Pipelines in Real Machines CS 333 Fall 2006 Main Ideas Data Hazards RAW WAR WAW More pipeline stall reduction techniques Branch prediction» static» dynamic bimodal branch prediction
Using Synology SSD Technology to Enhance System Performance Synology Inc.
Using Synology SSD Technology to Enhance System Performance Synology Inc. Synology_SSD_Cache_WP_ 20140512 Table of Contents Chapter 1: Enterprise Challenges and SSD Cache as Solution Enterprise Challenges...
Energy-Efficient, High-Performance Heterogeneous Core Design
Energy-Efficient, High-Performance Heterogeneous Core Design Raj Parihar Core Design Session, MICRO - 2012 Advanced Computer Architecture Lab, UofR, Rochester April 18, 2013 Raj Parihar Energy-Efficient,
<Insert Picture Here> An Experimental Model to Analyze OpenMP Applications for System Utilization
An Experimental Model to Analyze OpenMP Applications for System Utilization Mark Woodyard Principal Software Engineer 1 The following is an overview of a research project. It is intended
VP/GM, Data Center Processing Group. Copyright 2014 Cavium Inc.
VP/GM, Data Center Processing Group Trends Disrupting Server Industry Public & Private Clouds Compute, Network & Storage Virtualization Application Specific Servers Large end users designing server HW
Practical Off-chip Meta-data for Temporal Memory Streaming
Practical Off-chip Meta-data for Temporal Memory Streaming Thomas F. Wenisch *, Michael Ferdman, Anastasia Ailamaki, Babak Falsafi and Andreas Moshovos http://www.ece.cmu.edu/~stems * University of Michigan
EFetch: Optimizing Instruction Fetch for Event-Driven Web Applications
: Optimizing Instruction Fetch for Event-Driven Web Applications Gaurav Chadha Scott Mahlke Satish Narayanasamy University of Michigan, Ann Arbor {gauravc, mahlke, nsatish}@umich.edu ABSTRACT Web 2. applications
QuickDB Yet YetAnother Database Management System?
QuickDB Yet YetAnother Database Management System? Radim Bača, Peter Chovanec, Michal Krátký, and Petr Lukáš Radim Bača, Peter Chovanec, Michal Krátký, and Petr Lukáš Department of Computer Science, FEECS,
<Insert Picture Here> T4: A Highly Threaded Server-on-a-Chip with Native Support for Heterogeneous Computing
T4: A Highly Threaded Server-on-a-Chip with Native Support for Heterogeneous Computing Robert Golla Senior Hardware Architect Paul Jordan Senior Principal Hardware Engineer Oracle
Accelerating High-Speed Networking with Intel I/O Acceleration Technology
White Paper Intel I/O Acceleration Technology Accelerating High-Speed Networking with Intel I/O Acceleration Technology The emergence of multi-gigabit Ethernet allows data centers to adapt to the increasing
Putting it all together: Intel Nehalem. http://www.realworldtech.com/page.cfm?articleid=rwt040208182719
Putting it all together: Intel Nehalem http://www.realworldtech.com/page.cfm?articleid=rwt040208182719 Intel Nehalem Review entire term by looking at most recent microprocessor from Intel Nehalem is code
Enterprise Applications
Enterprise Applications Chi Ho Yue Sorav Bansal Shivnath Babu Amin Firoozshahian EE392C Emerging Applications Study Spring 2003 Functionality Online Transaction Processing (OLTP) Users/apps interacting
Intel Pentium 4 Processor on 90nm Technology
Intel Pentium 4 Processor on 90nm Technology Ronak Singhal August 24, 2004 Hot Chips 16 1 1 Agenda Netburst Microarchitecture Review Microarchitecture Features Hyper-Threading Technology SSE3 Intel Extended
POWER8 Performance Analysis
POWER8 Performance Analysis Satish Kumar Sadasivam Senior Performance Engineer, Master Inventor IBM Systems and Technology Labs satsadas@in.ibm.com #OpenPOWERSummit Join the conversation at #OpenPOWERSummit
Memory Architecture and Management in a NoC Platform
Architecture and Management in a NoC Platform Axel Jantsch Xiaowen Chen Zhonghai Lu Chaochao Feng Abdul Nameed Yuang Zhang Ahmed Hemani DATE 2011 Overview Motivation State of the Art Data Management Engine
Exploiting Remote Memory Operations to Design Efficient Reconfiguration for Shared Data-Centers over InfiniBand
Exploiting Remote Memory Operations to Design Efficient Reconfiguration for Shared Data-Centers over InfiniBand P. Balaji, K. Vaidyanathan, S. Narravula, K. Savitha, H. W. Jin D. K. Panda Network Based
THE EXPAND PARALLEL FILE SYSTEM A FILE SYSTEM FOR CLUSTER AND GRID COMPUTING. José Daniel García Sánchez ARCOS Group University Carlos III of Madrid
THE EXPAND PARALLEL FILE SYSTEM A FILE SYSTEM FOR CLUSTER AND GRID COMPUTING José Daniel García Sánchez ARCOS Group University Carlos III of Madrid Contents 2 The ARCOS Group. Expand motivation. Expand
Using Synology SSD Technology to Enhance System Performance Synology Inc.
Using Synology SSD Technology to Enhance System Performance Synology Inc. Synology_WP_ 20121112 Table of Contents Chapter 1: Enterprise Challenges and SSD Cache as Solution Enterprise Challenges... 3 SSD
Report Paper: MatLab/Database Connectivity
Report Paper: MatLab/Database Connectivity Samuel Moyle March 2003 Experiment Introduction This experiment was run following a visit to the University of Queensland, where a simulation engine has been
Removing Performance Bottlenecks in Databases with Red Hat Enterprise Linux and Violin Memory Flash Storage Arrays. Red Hat Performance Engineering
Removing Performance Bottlenecks in Databases with Red Hat Enterprise Linux and Violin Memory Flash Storage Arrays Red Hat Performance Engineering Version 1.0 August 2013 1801 Varsity Drive Raleigh NC
OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC
OpenPOWER Outlook AXEL KOEHLER SR. SOLUTION ARCHITECT HPC Driving industry innovation The goal of the OpenPOWER Foundation is to create an open ecosystem, using the POWER Architecture to share expertise,
Speeding Up Cloud/Server Applications Using Flash Memory
Speeding Up Cloud/Server Applications Using Flash Memory Sudipta Sengupta Microsoft Research, Redmond, WA, USA Contains work that is joint with B. Debnath (Univ. of Minnesota) and J. Li (Microsoft Research,
Reference Architecture for a Virtualized SharePoint 2010 Document Management Solution A Dell Technical White Paper
Dell EqualLogic Best Practices Series Reference Architecture for a Virtualized SharePoint 2010 Document Management Solution A Dell Technical White Paper Storage Infrastructure and Solutions Engineering
Concept of Cache in web proxies
Concept of Cache in web proxies Chan Kit Wai and Somasundaram Meiyappan 1. Introduction Caching is an effective performance enhancing technique that has been used in computer systems for decades. However,
CUDA Optimization with NVIDIA Tools. Julien Demouth, NVIDIA
CUDA Optimization with NVIDIA Tools Julien Demouth, NVIDIA What Will You Learn? An iterative method to optimize your GPU code A way to conduct that method with Nvidia Tools 2 What Does the Application
Operating Systems. 05. Threads. Paul Krzyzanowski. Rutgers University. Spring 2015
Operating Systems 05. Threads Paul Krzyzanowski Rutgers University Spring 2015 February 9, 2015 2014-2015 Paul Krzyzanowski 1 Thread of execution Single sequence of instructions Pointed to by the program
RAID 5 rebuild performance in ProLiant
RAID 5 rebuild performance in ProLiant technology brief Abstract... 2 Overview of the RAID 5 rebuild process... 2 Estimating the mean-time-to-failure (MTTF)... 3 Factors affecting RAID 5 array rebuild
2
1 2 3 4 5 For Description of these Features see http://download.intel.com/products/processor/corei7/prod_brief.pdf The following Features Greatly affect Performance Monitoring The New Performance Monitoring
Wide-area Network Acceleration for the Developing World. Sunghwan Ihm (Princeton) KyoungSoo Park (KAIST) Vivek S. Pai (Princeton)
Wide-area Network Acceleration for the Developing World Sunghwan Ihm (Princeton) KyoungSoo Park (KAIST) Vivek S. Pai (Princeton) POOR INTERNET ACCESS IN THE DEVELOPING WORLD Internet access is a scarce
"JAGUAR AMD s Next Generation Low Power x86 Core. Jeff Rupley, AMD Fellow Chief Architect / Jaguar Core August 28, 2012
"JAGUAR AMD s Next Generation Low Power x86 Core Jeff Rupley, AMD Fellow Chief Architect / Jaguar Core August 28, 2012 TWO X86 CORES TUNED FOR TARGET MARKETS Mainstream Client and Server Markets Bulldozer
Operating System Impact on SMT Architecture
Operating System Impact on SMT Architecture The work published in An Analysis of Operating System Behavior on a Simultaneous Multithreaded Architecture, Josh Redstone et al., in Proceedings of the 9th
Accelerating Enterprise Applications and Reducing TCO with SanDisk ZetaScale Software
WHITEPAPER Accelerating Enterprise Applications and Reducing TCO with SanDisk ZetaScale Software SanDisk ZetaScale software unlocks the full benefits of flash for In-Memory Compute and NoSQL applications
Performance Workload Design
Performance Workload Design The goal of this paper is to show the basic principles involved in designing a workload for performance and scalability testing. We will understand how to achieve these principles
HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads
HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads Gen9 Servers give more performance per dollar for your investment. Executive Summary Information Technology (IT) organizations face increasing
DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs. Presenter: Bo Zhang Yulin Shi
DACOTA: Post-silicon Validation of the Memory Subsystem in Multi-core Designs Presenter: Bo Zhang Yulin Shi Outline Motivation & Goal Solution - DACOTA overview Technical Insights Experimental Evaluation
Muse Server Sizing. 18 June 2012. Document Version 0.0.1.9 Muse 2.7.0.0
Muse Server Sizing 18 June 2012 Document Version 0.0.1.9 Muse 2.7.0.0 Notice No part of this publication may be reproduced stored in a retrieval system, or transmitted, in any form or by any means, without
Certification Document macle GmbH GRAFENTHAL R2208 S2 01/04/2016. macle GmbH GRAFENTHAL R2208 S2 Storage system
macle GmbH GRAFENTHAL R2208 S2 Storage system Executive summary After performing all tests, the macle GmbH GRAFENTHAL R2208 S2 has been officially certified according to the Open-E Hardware Certification
SALSA Flash-Optimized Software-Defined Storage
Flash-Optimized Software-Defined Storage Nikolas Ioannou, Ioannis Koltsidas, Roman Pletka, Sasa Tomic,Thomas Weigold IBM Research Zurich 1 New Market Category of Big Data Flash Multiple workloads don t
SIDN Server Measurements
SIDN Server Measurements Yuri Schaeffer 1, NLnet Labs NLnet Labs document 2010-003 July 19, 2010 1 Introduction For future capacity planning SIDN would like to have an insight on the required resources
Empirical Evaluation of Multi-level Buffer Cache Collaboration for Storage Systems
Empirical Evaluation of Multi-level Buffer Cache Collaboration for Storage Systems Zhifeng Chen, Yan Zhang, Yuanyuan Zhou Department of Computer Science University of Illinois at Urbana-Champaign {zchen9,zhy,yyzhou}@cs.uiuc.edu
The continuum of data management techniques for explicitly managed systems
The continuum of data management techniques for explicitly managed systems Svetozar Miucin, Craig Mustard Simon Fraser University MCES 2013. Montreal Introduction Explicitly Managed Memory systems lack
Portable Scale-Out Benchmarks for MySQL. MySQL User Conference 2008 Robert Hodges CTO Continuent, Inc.
Portable Scale-Out Benchmarks for MySQL MySQL User Conference 2008 Robert Hodges CTO Continuent, Inc. Continuent 2008 Agenda / Introductions / Scale-Out Review / Bristlecone Performance Testing Tools /
Understanding the Benefits of IBM SPSS Statistics Server
IBM SPSS Statistics Server Understanding the Benefits of IBM SPSS Statistics Server Contents: 1 Introduction 2 Performance 101: Understanding the drivers of better performance 3 Why performance is faster
AppDynamics Lite Performance Benchmark. For KonaKart E-commerce Server (Tomcat/JSP/Struts)
AppDynamics Lite Performance Benchmark For KonaKart E-commerce Server (Tomcat/JSP/Struts) At AppDynamics, we constantly run a lot of performance overhead tests and benchmarks with all kinds of Java/J2EE
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA
BEAGLEBONE BLACK ARCHITECTURE MADELEINE DAIGNEAU MICHELLE ADVENA AGENDA INTRO TO BEAGLEBONE BLACK HARDWARE & SPECS CORTEX-A8 ARMV7 PROCESSOR PROS & CONS VS RASPBERRY PI WHEN TO USE BEAGLEBONE BLACK Single
Overlapping Data Transfer With Application Execution on Clusters
Overlapping Data Transfer With Application Execution on Clusters Karen L. Reid and Michael Stumm reid@cs.toronto.edu stumm@eecg.toronto.edu Department of Computer Science Department of Electrical and Computer
Performance Comparison of Fujitsu PRIMERGY and PRIMEPOWER Servers
WHITE PAPER FUJITSU PRIMERGY AND PRIMEPOWER SERVERS Performance Comparison of Fujitsu PRIMERGY and PRIMEPOWER Servers CHALLENGE Replace a Fujitsu PRIMEPOWER 2500 partition with a lower cost solution that
Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck
Sockets vs. RDMA Interface over 1-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Pavan Balaji Hemal V. Shah D. K. Panda Network Based Computing Lab Computer Science and Engineering
Energy Efficient Storage Management Cooperated with Large Data Intensive Applications
Energy Efficient Storage Management Cooperated with Large Data Intensive Applications Norifumi Nishikawa #1, Miyuki Nakano #2, Masaru Kitsuregawa #3 # Institute of Industrial Science, The University of
Using Synology SSD Technology to Enhance System Performance. Based on DSM 5.2
Using Synology SSD Technology to Enhance System Performance Based on DSM 5.2 Table of Contents Chapter 1: Enterprise Challenges and SSD Cache as Solution Enterprise Challenges... 3 SSD Cache as Solution...
OpenDaylight Performance Stress Tests Report
OpenDaylight Performance Stress Tests Report v1.0: Lithium vs Helium Comparison 6/29/2015 Introduction In this report we investigate several performance aspects of the OpenDaylight controller and compare
Certification Document macle GmbH Grafenthal-S1212M 24/02/2015. macle GmbH Grafenthal-S1212M Storage system
macle GmbH Grafenthal-S1212M Storage system Executive summary After performing all tests, the macle GmbH Grafenthal-S1212M has been officially certified according to the Open-E Hardware Certification Program
Jae Woo Choi, Dong In Shin, Young Jin Yu, Hyunsang Eom, Heon Young Yeom. Seoul National Univ. TAEJIN INFOTECH
Jae Woo Choi, Dong In Shin, Young Jin Yu, Hyunsang Eom, Heon Young Yeom Seoul National Univ. TAEJIN INFOTECH Host Computer (initiator) SAN with High-Speed Network + Fast Storage = Fast SAN Environment???
Parallel Computing 37 (2011) 26 41. Contents lists available at ScienceDirect. Parallel Computing. journal homepage: www.elsevier.
Parallel Computing 37 (2011) 26 41 Contents lists available at ScienceDirect Parallel Computing journal homepage: www.elsevier.com/locate/parco Architectural support for thread communications in multi-core
Operating Systems. Virtual Memory
Operating Systems Virtual Memory Virtual Memory Topics. Memory Hierarchy. Why Virtual Memory. Virtual Memory Issues. Virtual Memory Solutions. Locality of Reference. Virtual Memory with Segmentation. Page
Full and Para Virtualization
Full and Para Virtualization Dr. Sanjay P. Ahuja, Ph.D. 2010-14 FIS Distinguished Professor of Computer Science School of Computing, UNF x86 Hardware Virtualization The x86 architecture offers four levels
How SSDs Fit in Different Data Center Applications
How SSDs Fit in Different Data Center Applications Tahmid Rahman Senior Technical Marketing Engineer NVM Solutions Group Flash Memory Summit 2012 Santa Clara, CA 1 Agenda SSD market momentum and drivers
PETASCALE DATA STORAGE INSTITUTE. SciDAC @ Petascale storage issues. 3 universities, 5 labs, G. Gibson, CMU, PI
PETASCALE DATA STORAGE INSTITUTE 3 universities, 5 labs, G. Gibson, CMU, PI SciDAC @ Petascale storage issues www.pdsi-scidac.org Community building: ie. PDSW-SC07 (Sun 11th) APIs & standards: ie., Parallel
Stingray Traffic Manager Sizing Guide
STINGRAY TRAFFIC MANAGER SIZING GUIDE 1 Stingray Traffic Manager Sizing Guide Stingray Traffic Manager version 8.0, December 2011. For internal and partner use. Introduction The performance of Stingray
Performance Evaluation of 2D-Mesh, Ring, and Crossbar Interconnects for Chip Multi- Processors. NoCArc 09
Performance Evaluation of 2D-Mesh, Ring, and Crossbar Interconnects for Chip Multi- Processors NoCArc 09 Jesús Camacho Villanueva, José Flich, José Duato Universidad Politécnica de Valencia December 12,
Violin Memory 7300 Flash Storage Platform Supports Multiple Primary Storage Workloads
Violin Memory 7300 Flash Storage Platform Supports Multiple Primary Storage Workloads Web server, SQL Server OLTP, Exchange Jetstress, and SharePoint Workloads Can Run Simultaneously on One Violin Memory
MAGENTO HOSTING Progressive Server Performance Improvements
MAGENTO HOSTING Progressive Server Performance Improvements Simple Helix, LLC 4092 Memorial Parkway Ste 202 Huntsville, AL 35802 sales@simplehelix.com 1.866.963.0424 www.simplehelix.com 2 Table of Contents
Impact of Java Application Server Evolution on Computer System Performance
Impact of Java Application Server Evolution on Computer System Performance Peng-fei Chuang, Celal Ozturk, Khun Ban, Huijun Yan, Kingsum Chow, Resit Sendag Intel Corporation; {peng-fei.chuang, khun.ban,
Software & systems for the neuromorphic generation of computing. Peter Suma co-ceo 1-416-505-8973 peter.suma@appliedbrainresearch.
Software & systems for the neuromorphic generation of computing. Peter Suma co-ceo 1-416-505-8973 peter.suma@appliedbrainresearch.com 15 minutes to explain how well the world s most functional AI runs
Performance and Load Testing For ArcGIS based systems Ian Sims and John Meza OVERVIEW What is Performance and Load Testing What is the objective Acceptance Testing Ongoing Development Areyoutheclient Want
Client-aware Cloud Storage
Client-aware Cloud Storage Feng Chen Computer Science & Engineering Louisiana State University Michael Mesnier Circuits & Systems Research Intel Labs Scott Hahn Circuits & Systems Research Intel Labs Cloud
Architecture Support for Big Data Analytics
Architecture Support for Big Data Analytics Ahsan Javed Awan EMJD-DC (KTH-UPC) (http://uk.linkedin.com/in/ahsanjavedawan/) Supervisors: Mats Brorsson(KTH), Eduard Ayguade(UPC), Vladimir Vlassov(KTH) 1
Streaming Big Data Performance Benchmark. for
Streaming Big Data Performance Benchmark for 2 The V of Big Data Velocity means both how fast data is being produced and how fast the data must be processed to meet demand. Gartner Static Big Data is a
Meet the Walkers Accelerating Index Traversals for In-Memory Databases
In Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 23) Meet the alkers Accelerating Index Traversals for In-Memory Databases Onur Kocberber Boris Grot 2 Javier
OpenFOAM: Computational Fluid Dynamics. Gauss Siedel iteration : (L + D) * x new = b - U * x old
OpenFOAM: Computational Fluid Dynamics Gauss Siedel iteration : (L + D) * x new = b - U * x old What s unique about my tuning work The OpenFOAM (Open Field Operation and Manipulation) CFD Toolbox is a
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging
Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.
Performance Impacts of Non-blocking Caches in Out-of-order Processors
Performance Impacts of Non-blocking Caches in Out-of-order Processors Sheng Li; Ke Chen; Jay B. Brockman; Norman P. Jouppi HP Laboratories HPL-2011-65 Keyword(s): Non-blocking cache; MSHR; Out-of-order
Locating Cache Performance Bottlenecks Using Data Profiling
Locating Cache Performance Bottlenecks Using Data Profiling Aleksey Pesterev Nickolai Zeldovich Robert T. Morris Massachusetts Institute of Technology Computer Science and Artificial Intelligence Lab {alekseyp,
September 25, 2007. Maya Gokhale Georgia Institute of Technology
NAND Flash Storage for High Performance Computing Craig Ulmer cdulmer@sandia.gov September 25, 2007 Craig Ulmer Maya Gokhale Greg Diamos Michael Rewak SNL/CA, LLNL Georgia Institute of Technology University
Optimizing Datacenter TCO with Scale-Out Processors
Accepted for publication in IEEE Micro, Special Issue on Energy-Aware omputing, Sep/Oct 212 Optimizing Datacenter TO with Scale-Out Processors Boris Grot 1 Damien Hardy 2 Pejman Lotfi-Kamran 1 hrysostomos
SAP HANA - Main Memory Technology: A Challenge for Development of Business Applications. Jürgen Primsch, SAP AG July 2011
SAP HANA - Main Memory Technology: A Challenge for Development of Business Applications Jürgen Primsch, SAP AG July 2011 Why In-Memory? Information at the Speed of Thought Imagine access to business data,
How To Study How To Run A Scale Out Workload On Modern Hardware
Clearing the Clouds A Study of Emerging Scale-out Workloads on Modern Hardware Michael Ferdman, Almutaz Adileh, Onur Kocberber, Stavros Volos, Mohammad Alisafaee, Djordje Jevdjic, Cansu Kaynak, Adrian
SPC BENCHMARK 1C FULL DISCLOSURE REPORT SEAGATE TECHNOLOGY LLC IBM 600GB 10K 6GBPS SAS 2.5" G2HS HYBRID SPC-1C V1.5
SPC BENCHMARK 1C FULL DISCLOSURE REPORT SEAGATE TECHNOLOGY LLC IBM 600GB 10K 6GBPS SAS 2.5" G2HS HYBRID SPC-1C V1.5 Submitted for Review: June 14, 2013 Submission Identifier: C00016 ii First Edition June
This Unit: Multithreading (MT) CIS 501 Computer Architecture. Performance And Utilization. Readings
This Unit: Multithreading (MT) CIS 501 Computer Architecture Unit 10: Hardware Multithreading Application OS Compiler Firmware CU I/O Memory Digital Circuits Gates & Transistors Why multithreading (MT)?
The Methodology Behind the Dell SQL Server Advisor Tool
The Methodology Behind the Dell SQL Server Advisor Tool Database Solutions Engineering By Phani MV Dell Product Group October 2009 Executive Summary The Dell SQL Server Advisor is intended to perform capacity
Designing, Scoping, and Configuring Scalable Drupal Infrastructure. Presented 2009-05-30 by David Strauss
Designing, Scoping, and Configuring Scalable Drupal Infrastructure Presented 2009-05-30 by David Strauss Understanding Load Distribution Predicting peak traffic Traffic over the day can be highly irregular.
Historically, Huge Performance Gains came from Huge Clock Frequency Increases Unfortunately.
Historically, Huge Performance Gains came from Huge Clock Frequency Increases Unfortunately. Hardware Solution Evolution of Computer Architectures Micro-Scopic View Clock Rate Limits Have Been Reached
Fundamental Approaches to WAN Optimization. Josh Tseng, Riverbed
Fundamental Approaches to WAN Optimization Josh Tseng, Riverbed SNIA Legal Notice The material contained in this tutorial is copyrighted by the SNIA. Member companies and individual members may use this
GPU File System Encryption Kartik Kulkarni and Eugene Linkov
GPU File System Encryption Kartik Kulkarni and Eugene Linkov 5/10/2012 SUMMARY. We implemented a file system that encrypts and decrypts files. The implementation uses the AES algorithm computed through
An Oracle Technical White Paper November 2011. Oracle Solaris 11 Network Virtualization and Network Resource Management
An Oracle Technical White Paper November 2011 Oracle Solaris 11 Network Virtualization and Network Resource Management Executive Overview... 2 Introduction... 2 Network Virtualization... 2 Network Resource
FPGA-based Multithreading for In-Memory Hash Joins
FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded
Naveen Muralimanohar Rajeev Balasubramonian Norman P Jouppi
Optimizing NUCA Organizations and Wiring Alternatives for Large Caches with CACTI 6.0 Naveen Muralimanohar Rajeev Balasubramonian Norman P Jouppi University of Utah & HP Labs 1 Large Caches Cache hierarchies
CentOS Linux 5.2 and Apache 2.2 vs. Microsoft Windows Web Server 2008 and IIS 7.0 when Serving Static and PHP Content
Advances in Networks, Computing and Communications 6 92 CentOS Linux 5.2 and Apache 2.2 vs. Microsoft Windows Web Server 2008 and IIS 7.0 when Serving Static and PHP Content Abstract D.J.Moore and P.S.Dowland
Certification Document bluechip STORAGEline R54300s NAS-Server 03/06/2014. bluechip STORAGEline R54300s NAS-Server system
bluechip STORAGEline R54300s NAS-Server system Executive summary After performing all tests, the Certification Document bluechip STORAGEline R54300s NAS-Server system has been officially certified according
Performance and scalability of a large OLTP workload
Performance and scalability of a large OLTP workload ii Performance and scalability of a large OLTP workload Contents Performance and scalability of a large OLTP workload with DB2 9 for System z on Linux..............
Key Components of WAN Optimization Controller Functionality
Key Components of WAN Optimization Controller Functionality Introduction and Goals One of the key challenges facing IT organizations relative to application and service delivery is ensuring that the applications
Express5800 Scalable Enterprise Server Reference Architecture. For NEC PCIe SSD Appliance for Microsoft SQL Server
Express5800 Scalable Enterprise Server Reference Architecture For NEC PCIe SSD Appliance for Microsoft SQL Server An appliance that significantly improves performance of enterprise systems and large-scale
White Paper. Recording Server Virtualization
White Paper Recording Server Virtualization Prepared by: Mike Sherwood, Senior Solutions Engineer Milestone Systems 23 March 2011 Table of Contents Introduction... 3 Target audience and white paper purpose...
Benchmarking Cassandra on Violin
Technical White Paper Report Technical Report Benchmarking Cassandra on Violin Accelerating Cassandra Performance and Reducing Read Latency With Violin Memory Flash-based Storage Arrays Version 1.0 Abstract
Intel Data Direct I/O Technology (Intel DDIO): A Primer >
Intel Data Direct I/O Technology (Intel DDIO): A Primer > Technical Brief February 2012 Revision 1.0 Legal Statements INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL PRODUCTS. NO LICENSE,
Performance Characteristics of VMFS and RDM VMware ESX Server 3.0.1
Performance Study Performance Characteristics of and RDM VMware ESX Server 3.0.1 VMware ESX Server offers three choices for managing disk access in a virtual machine VMware Virtual Machine File System
Thread Level Parallelism II: Multithreading
Thread Level Parallelism II: Multithreading Readings: H&P: Chapter 3.5 Paper: NIAGARA: A 32-WAY MULTITHREADED Thread Level Parallelism II: Multithreading 1 This Unit: Multithreading (MT) Application OS
COSC 6374 Parallel Computation. Parallel I/O (I) I/O basics. Concept of a clusters
COSC 6374 Parallel Computation Parallel I/O (I) I/O basics Spring 2008 Concept of a clusters Processor 1 local disks Compute node message passing network administrative network Memory Processor 2 Network