10/100 Mbps Ethernet MAC

Size: px
Start display at page:

Download "10/100 Mbps Ethernet MAC"

Transcription

1 XSV Board 1.0 HDL Interfaces and Example Designs 10/100 Mbps Ethernet MAC VLSI Research Group Electrical Engineering Bandung Institute of Technology, Bandung, Indonesia Last Modified: 20 September 2001 Bandung Institute of Technology 1. About the Design Ethernet is one of LAN technology, which is most widely used to make computer network. Ethernet MAC is a part of Ethernet device, which control transmitting and receiving data packet based on CSMA/CD protocol. Ethernet MAC consists of two part, the transmitter and the receiver. The transmitter encapsulates data into data packet dan controls data sending. The receiver decapsulates data and controls data receiving. In OSI communication model, Ethernet MAC is included in data link layer. This 10/100 Mbps Ethernet MAC was implemented in Virtex XCV PQ240 FPGA, which is included in XSV board. Further implementation is needed to make it work specifically for a full duplex switched network, which needs MII Management Module and MAC Control Module. There is support to read and write to RAM from the PC via the parallel port as well, for debugging and tests purposes (this maybe easily removed). Thanks for James Brennan from School of Computer Science and Electrical Engineering, University of Queensland, who gave permission to use PC to SRAM interface. 2. Description of the Design Design Overview This HDL design is an implementation of an 10/100 Mbps Ethernet MAC. The Ethernet MAC was designed and built on an XSV-300 board (version 1.0) from the XESS Corp. (http://www.xess.com) using Xilinx Foundation 3.1i and associated tools to make the design. The board makes use of an LXT970A Ethernet Transceiver (PHY) from Level One (an Intel company) to encode and decode the signals onto a 100 Mbps full duplex twisted pair switched network. (The chip has been forced to 100 Mbps operation and can be changed by reprogramming the CPLD, however this means much of the code will need to be rewritten see Design Limitations in Design Considerations for more information).

2 Design Structure 10/100 Mbps Ethernet MAC consists of two parts, the transmitter and the receiver (see Figure 1). In OSI communication model, Ethernet MAC is included in data link layer. The functions of 10/100 Mbps Ethernet MAC are : Connecting physical layer with network layer in transferring data process Packeting data in used data packet format (in this design, we use IEEE standard data packet format) Detecting error in received data packet Control data flow in Ethernet Network Interface Card Figure 1. 10/100 Mbps Ethernet MAC design

3 3. Modules Descriptions 3.1. Ethernet MAC Receiver Block Diagram of Rx Ethernet MAC : Signal Descriptions Signal Type Description rx_dv in rx_data available on PHY and is being sent to MAC rx_data [3:0] in data (nibble) transferred from PHY when rx_dv active rx_error data [3:0] data_valid last_data rx_status [15:0] media error was detected in the frame presently being in transferred to MAC out data (nibble) transferred from rx_buffer to FIFO out data is available on rx_buffer and is being sent from rx_buffer to FIFO a single clock signal indicates the last nibble transferred out from buffer to FIFO out contains the receive status of receive frame rx_status_valid_n out a single clock signal indicates the receive frame status signals are valid eth_address in ethernet address (48 bits) rx_clk in clock signals from PHY reset_n in active low signals that initializes the receive MAC function

4 Status signal Description rx_status[0] 1 : rx_error detected or max. length of frame is exceeded, else = 0 rx_status[1] 1 : destination address is matched, else = 0 rx_status[2] 1 : destination address is multicast or broadcast, else = 0 rx_status[3] 1 : no CRC error, else = 0; error rx_status[15:4] length of decapsulated frame (in nibble) Brief Description : The Rx Ethernet MAC block is responsible for receiving data and implements CSMA/CD protocol. The receive process can be aborted or dropped if one of the following conditions is detected : reset signal detected maximum frame length exceeded media error has occured in the frame presently being receive Clock is provided by PHY through rx_clk, which frequency is 2.5 MHz when operates at 10 Mbps and 25 MHz when operates at 100 Mbps. Rx Ethernet MAC consists of five modules : Rx State Machine SFD Detector Rx Buffer Adrress Matching Logic FCS Checker Modules of Rx Ethernet MAC :

5 1. Rx State Machine Function : Controls receive process The process starts when rx_dv asserted, that indicates packet data is coming to receive MAC, then it activates SFD Detector. After SFD is detected, the frame is holded in buffer, and delivered to FIFO. Meanwhile, destination address field and CRC field are being checked. At the end of reception the Rx State Machine marks the packet received by setting the appropriate bits in the receive status signals (rx_status[15:0]). 2. Rx Buffer Signal Type Description rx_data [3:0] data [3:0] data_tap [3:0] data_en in data (nibble)transferred from MII out data (nibble)transferred from buffer to FIFO out data (nibble)transferred from buffer to SFD detector and AML in enable signal from rx state machine to open the buffer and lets data[3:0] delivered to FIFO rx_clk in clock signals from MII reset_n in active low signals that initializes the receive MAC function

6 Function : Holds the frame being received, before they transferred to FIFO. It lets data_tap[3:0] delivered to SFD detector and AML all time, and delivered data_tap[3:0] when data_en is active (after SFD detected). This makes frame decapsulated. 3. SFD Detector Signal Type Description SFD_start_detect in a single clock signals gives instruction to SFD detector to begin to detect the SFD data [3:0] in data (nibble) transferred from MII SFD_detected out this signal indicates that SFD has detected. rx_clk in clock signals from MII reset_n in active low signals that initializes the receive MAC function Function : Detects Start Frame Delimiter (SFD) that indicates the start of frame to be received. It is activated by SFD_start_check signal from Rx State Machine that launched after rx_dv asserted. When the SFD detected, SFD Detector launches SFD_detected. 4. Address Matching Logic (AML) Signal Type Description eth_address in ethernet address [47:0] SFD_detected in signal from SFD detector, means: be ready to check the destination address data_tap [3:0] in nibbles from buffer (destination address)

7 address_match out TRUE: destination address and ethernet address are matched FALSE: destination address and ethernet address are not matched multicast out the receive packet is multicast packet broadcast out the receive packet is broadcast packet rx_clk in clock signals from MII reset_n in active low signals that initializes the receive MAC function Function : Compares the destination address of the received packet to ethernet address. The AML is organized to hold six-byte address entries. 5. FCS Checker Signal Type Description FCS_start_check in instruction for FCS checker to begin to calculate the CRC of the receive data data [3:0] in data (nibble) transferred from buffer to FIFO crc_ok out indicates CRC calculation and FCS-check are finished; TRUE: no error FALSE: there is error rx_clk in clock signals from MII reset_n in active low signals that initializes the receive MAC function Function : Computes a CRC across the decapsulated frame to find the 'magic number' (0xC704DD7B).

8 3.2. Ethernet MAC Transmitter Block Diagram of Tx Ethernet MAC : Brief Description : TxEthMAC implements CSMA/CD protocol when transmiting packets of data. Before transmiting packets of data, TxEthMAC must assure that medium is idle and then monitors medium continuously if there is a collision in the middle of transmit process. If collision happened, TxEthMAC makes backoff operation and retries to transmit after a random period depends on number of collision attempt. The transmit process can be aborted or dropped if one of the following conditions is detected : excess deferral, occurs when TxEthMAC can't get opportunity to transmit longer than twice maximum length of Ethernet frame late collision, occurs when collision is detected after 512 bits of data has been transmited excessive collision, occurs when collision is detected more than 15 times underrun, occurs when host can't provide nibbles of data for transmit operation excessive length, occurs when the length of packet is longer than 1518 bytes Clock is provided by MII through tx_clk, which frequency is 2.5 MHz when operates at 10 Mbps and 25 MHz when operates at 100 Mbps.

9 TxEthMAC consists of eleven modules : FIFO Synchronization IFG Timer Defer Counter Frame Length Counter Collision Counter Random Number Generator Backoff Timer Jam Timer CRC Generator Data Multiplexer Tx State Machine Modules of Tx Ethernet MAC : 1. FIFO Synchronization The function of this module is to keep synchronization all outputs with the rising edge of input clock. FIFO will transmit a valid data nibble output if transmit_enable is asserted. When transmit_enable is asserted, tx_en will be asserted. If transmit_error is asserted tx_er will be asserted too. 2. IFG Timer The function of this module is to assure time interval between two packets of data or Inter Frame Gap (IFG) is 96 bit time or 24 clock cycles. In half duplex mode, if counter can pass IFG without any crs signal, transmit_available_p will be asserted. After asserting transmit_available_p pulse, this module will monitor carrier signal again. When operates in full duplex mode, this module will ignore any crs signals and will count IFG after transmit_enable has been disappeared. The IFG has two intervals time, IFG_1 for the first 60 bit times and IFG_2 for the following 36 bit times of IFG. If crs signal appears in the IFG_1 then the value of counter is reseted. But, if the crs signal appears in the IFG_2 then the counter will keep running until 96 bit times has been passed. This operation makes every station has an equal opportunity to access the medium.

10 3. Defer Counter The function of this module is to limit defer time for waiting opportunity to transmit a packet of data. If transmit_new_p pulse is asserted, that indicates a new packet is ready to be transmitted, then counter start counting. When the counter has reached the maximum value of defer time, excess_deferral will be asserted until transmit_new_p appears again. Thus, the defer counter will be reseted when transmit_new_p is asserted and will stop counting when transmit_available_p is asserted. The maximum value of defer time is 2 times of the maximum length of Ethernet frame, that is 3036 byte or 6072 clock cycles. 4. Frame Length Counter The function of this module is to count the length of frame has been transmitted to MII. The length counter counts the length of frame while transmit_enable is detected and will be reseted if transmit_enable is not asserted. If transmit_data_end is detected, the FCS counter will start counting. This module also detects excessive length and condition when data has been transmitted is 64 byte. Note, that the length counter counts Preamble and SFD at the beginning of operation, which makes the maximum length of frame and 64 byte indicator increased by 16.

11 5. Collision Counter The functions of this module are to count collision events, inspect number of consecutive collisions, and detect late collision. If collision appears while transmit_enable is asserted and coll_event_p is asserted. Then, the value of counter is increamented. But, if collision is detected while Tx Eth MAC transmits Preamble or SFD, coll_event_p will be activated after all Preamble and SFD patterns have been transmitted. If collision is detected when the value of counter is 15, then excessive_coll is asserted and will be deasserted when a new packet comes. If collision is detected when transmit_64byte has been asserted by Frame Length Counter, late collision occurs. When operates in full duplex mode, this module ignores any collision signals. 6. Random Number Generator This module generates random number using Linear Feedback Shift Register which contains 10 bit register. This Random Number Generator will select random number from range between 0 to (2 k )-1 with k is the smaller number between number of collision and 10. The number of collision is equal to coll_attempt.

12 7. Backoff Timer The function of this module is to determine interval time for backoff operation after a start_backoff is detected. This interval time is calculated from multiplication between random number and slot time, that is random x 128 clock cycles. This module takes random number from Random Number Generator when start_backoff is detected. 8. Jam Timer The function of this module is to determine how long JAM pattern has been transmitted after a collision. 9. CRC Generator The function of this module is to generate CRC number, which will be added to Ethernet frame as FCS field. The CRC number is calculated from Destination Address field till Data field, includes PAD bits if exists, and will be computed while compute_crc is enabled. The Paralel CRC Algorithm is used to calculate CRC number, and CRC is calculated from 4 bits of data every one clock cycle. 10. Data Multiplexer The function of this module is to determine which data nibbles will be transmitted to MII, which are related to data_select signal from state machine. Data nibble 4'b0101 is pattern for Preamble, JAM, and PAD. While data nibble 4'b1101 is pattern for SFD.

13 11. Tx State Machine The function of this module is to control transmit process. When host has packet of data to be transmitted, tx_sof will be activated. Then, the State Machine will give transmit_new_p signal to restart Defer Counter and Collision Counter and wait until transmit_available_p from IFG Timer is detected to get opportunity to transmit Preamble and SFD. When waiting transmit_available_p, the State Machine monitors excess_deferral to limit waiting time for transmit operation. After IFG has passed and transmit operation has got opportunity, the State Machine will give appropriate data_select signal to Data Multiplexer and assert transmit_enable to FIFO Synchronization, Collision Counter, Frame Length Counter, and IFG Timer. The State Machine will also give transmit_preamble to Collision Counter followed by transmit_sfd. The Preamble Field will be transmitted if the transmit_available_p is detected until the next 15 clock cycles then SFD Field will be transmitted for one clock cycle. The Data Field will be transmitted if the value of count_length is greater then 16 until tx_eof is detected. But, the PAD pattern will be transmitted if tx_eof is detected when

14 the value of count_length is less than 136, which is the minimum length of Data field added by Preamble and SFD Field, and will be deactivated if the value of count_length reaches 136. The FCS field will be transmitted if tx_eof is detected and the value of count_length is greater than or equal to 136. If Data Field starts to be transmitted, tx_data_used and compute_crc are asserted. Then, the State Machine will monitor tx_eof that indicates the last nibble of data is placed in tx_data. If tx_eof is detected active and Tx Eth MAC doesn't have to send PAD pattern, the State Machine will give transmit_fcs to Frame Length Counter and deassert compute_crc signal. While transmit operation is running, the State Machine monitors tx_underrun, coll_event_p, and excessive_length continuously. If detected, transmit operation will be aborted or dropped. If coll_event_p is detected, the State Machine will give tx_retransmit and start_backoff pulse signal, and deasserts transmit_enable, compute_crc, and tx_data_used. The following operation is waiting backoff_p and then asserts transmit_enable again to restart transmit operation from the beginning of Preamble Field or abort transmission because late collision and or excessive collision is detected. If transmit operation terminates in normal condition or because any error conditions, the State Machine will deassert transmit_enable and followed by status signal PC to SRAM Interface 1. The stand-alone PC-to-SRAM interface We use the stand-alone PC-to-SRAM interface to read and write to left SRAM bank. This design contains a top-level entity and can be directly implemented on the Virtex FPGA. When the FPGA is configured with this design, a PC has complete read and write access (through a parallel cable) to the left bank of SRAM on the XSV board. Note that the PC-to-SRAM interface can be used to give access to either bank of SRAM. However, the bank used must be specified in the top-level entity and UCF. Currently the top-level and UCF together specify that PC is given access to the left bank of SRAM. Once the stand-alone design has been implemented and its bit file generated, this bit file can be used at any point as a debugging tool. Suppose that you are developing a design for the XSV board and at some point wish to view the contents of one of the SRAM banks. Simply configure the FPGA with the bit file of this stand-alone PC-to- SRAM interface. The content of the SRAM is unaffected by the configuration

15 process. Once the interface is programmed into the FPGA, a utility programme on the PC can be used to view (and even change) the SRAM contents. A Visual Basic programme that provides these features, "XSVSRAMUtility.exe" is included with this resource collection. List of modules : pctoleftsramtoplevel-sv02 This file contains the top-level entity for the design, which is called "pctosramtoplevel". This entity connects the PC-to-SRAM interface to the left bank of XSV SRAM. pctosraminterface-sv06.vhd This VHDL module is responsible for implementing the communication protocol that is used between the PC and the XSV board. It translates requests from the PC into signals for the SRAM interface module and vice-versa. sram512kleft16bit50mhzreadreq-sv05 This is an SRAM interface module, which provides the actual access to the SRAM bank. For more information on this module, see the document describing the "SRAM Interface" design. The SRAM interface in this file uses a 2 clock cycle read. 2. The PC-to-SRAM interface VHDL module We embed this design into 10/100 Mbps Ethernet MAC for debugging and tests purposes. In addition to the stand-alone version of the PC-to-SRAM interface, there is a reusable VHDL design that provides the same functionality. List of modules embedded to 10/100 Mbps Ethernet MAC design : sram512kleft16bit50mhzreadreq-sv05 The PC-to-SRAM interface module internally uses the SRAM interface module in this file to provide the direct SRAM access capabilities. See section 2.0, "The stand-alone design vs. the VHDL module" above. The SRAM interface in this file uses a 2 clock cycle read. If you wish to use a 1 clock cycle read then the file "sram512kleft16bit50mhzreadreq-sv05c.vhd" can be used in place of this file. memorymultiplexor-sv01 The VHDL entity "memorymultiplexor" in this file multiplexes the connections to the SRAM interface module. At any point in time, the SRAM interface is either to be connected to the user design (allowing the design normal SRAM access) or to the "pctosraminterface" entity (allowing a PC access to the SRAM). This VHDL file takes care of switching these connections as necessary.

16 pctosraminterface-sv06 This VHDL module is responsible for implementing the communication protocol that is used between the PC and the XSV board. It translates requests from the PC into signals for the SRAM interface module and vice-versa. 4. Files Needed for This Design List of Files backoff_timer.v coll_counter.v crc_gen.v data_mux.v defer_counter.v dff_tx.v fifo_synch.v frame_length_counter.v ifg_timer.v jam_timer.v pctosraminterface-sv06.vhd memorymultiplexor-sv01.vhd random_number_gen.v sram512kleft16bit50mhzreadreq-sv05.vhd tx_ethmac.v tx_state_machine.v rx_sm.v rx_fcs.v rx_buffer.v rx_mac2.v rx_sfd.v rx_aml.v mac.vhd File Descriptions backoff_timer.v determines interval time for backoff operation after a start_backoff is detected coll_counter.v counts collision events, inspects number of consecutive collisions, and detects late collision crc_gen.v generates CRC number, which will be added to Ethernet frame as FCS field

17 data_mux.v determines which data nibbles will be transmitted to MII, which are related to data_select signal from state machine defer_counter.v limits defer time for waiting opportunity to transmit a packet of data dff_tx.v D Flip-Flop Module with active low reset fifo_synch.v keeps synchronization all outputs with the rising edge of input clock frame_length_counter.v counts the length of frame has been transmitted to MII ifg_timer.v assures time interval between two packets of data or Inter Frame Gap (IFG) is 96 bit time or 24 clock cycles jam_timer.v determines how long JAM pattern has been transmitted after a collision pctosraminterface-sv06.vhd provides an interface to the SRAM controller that allows the PC to read and write to the SRAM via the parallel port memorymultiplexor-sv01.vhd allows either the PC or the IP stack to access RAM random_number_gen.v generates random number using Linear Feedback Shift Register which contains 10 bit register with polinomial feedback is feedback = x[2] XNOR x[9] sram512kleft16bit50mhzreadreq-sv05.v main interface to the left bank RAM, controls reading and writing tx_ethmac.v Ethernet MAC transmitter top level module tx_state_machine.v controls transmit process rx_sm.v controls all receive process rx_fcs.v checks the CRC code in FCS field

18 rx_buffer.v holds packet data nibble to get SFD detector ready to process the first nibble and does data decapsulation by allowing packet data go through rx buffer after the SFD detected rx_mac2.v Ethernet MAC receiver top level module rx_sfd.v detects the SFD that indicates the beginning of data to be transfer to FIFO rx_aml.v checks destination address field mac.vhd Ethernet MAC top level module 5. Implementation of 10/100 Mbps Ethernet MAC 10/100 Mbps Ethernet MAC consists of transmitter and receiver, which are combined into one design. Besides that, SRAM Interface was embedded to 10/100 Mbps Ethernet MAC design (Figure 2). In order to combine these modules, we modified the transmitter and receiver design. This is done to simplify debugging and tests purposes. Besides that, we modify the design, so it can access SRAM left bank on XSV board. Figure 2. Implementation of 10/100 Mbps Ethernet MAC on XSV board

19 Modified Design 1. Ethernet MAC Transmitter Data, which wants to be transmitted, is written into SRAM first. The transmitter sends the data stored in SRAM, not the data from external input. 2. Ethernet MAC Receiver Ethernet address is set to a constant, not as input anymore. Data packet received and status bits is stored into SRAM. We can see the status of data receiving process by checking status bits in SRAM. Testing Implemented 10/100 Mbps Ethernet MAC design on XSV board 1. Testing Ethernet MAC Transmitter In order to test the transmitter design, we connect XSV board to PC Ethernet Card using UTP cross-over cable. After that, we actives the transmitter and use Network Monitor utility to see data received by PC Ethernet Card. 2. Testing Ethernet MAC Receiver There are two methods used to test the receiver design : Receiving data packet from LAN Receiving data packet from PC Then, we check the data received and status bits stored in SRAM. Status bits show that receiving data process runs correctly. 6. Design Considerations Design Limitations Key limitation of this design is Ethernet MAC works on half-duplex mode. We need MII Management Module and MAC Control Module to make it works on full-duplex mode. The MAC Control Module performs a real-time flow control function for the full duplex operation. Control opcode PAUSE is used for stopping the station that is transmitting the packets. The receive buffer (FIFO) starts to fill up when the upper

20 layer cannot keep up accepting the incoming packets. Before an overflow happens, the upper layer sends a control frame PAUSE to the transmitting station. This control frame inhibits the transmission of the data frames for a specified period of time. When the MAC Control module receives a PAUSE control frame, it loads the pause timer with the value received in the pause timer value field. The Tx MAC is stopped (paused) from transmitting the data frames for the "pause timer value" slot times. Pause timer decrements one each time a slot time passes by. When the pause time number equals to zero, the MAC transmitter resumes the transmit operation. MII Management module is a simple two-wire interface between the host and an external PHY device. It is used for configuration and status read of the physical device. The physical interface consists of a management data line MDIO and a clock line MDC. During the read/write operation the most significant bit is shifted in/out first from/to the MDIO data signal. On each rising edge of the MDC a shift register is shifted to the left and a new value appears on the MDIO. The other limitation is the transmitter can only send a few bytes. There will be updated files for the transmitter. Design Notes Please note that this design has been fully tested and no problems have been witnessed with it running at 25 MHz (even though Foundation reports a much lower clock speed should be the maximum for several reasons). However, synthesising and implementing with a full optimisation effort is recommended. In the reprogramming of the CPLD to set the PHY to the correct modes, several of the PHY outputs to the CPLD were also mapped to LEDs, and as such these LEDs should not be driven by anything else unless the CPLD vhd file is changed, the svf file is rewritten and then the CPLD is reprogrammed with the new svf. The list of remapped LEDs are: LEDS (Speed LED) LED 5 of the right hex display active low indicates 100Mb/s operation LEDL (Link LED) LED 6 of the right hex display active low indicates a valid link LEDR (Receive LED) Bar(0) active low indicates a frame is being received LEDT (Transmit LED) Bar(1) active low indicates a frame is being transmitted These are all feed through nets. Check cpldnet.vhd for more information on these connections. 7. Memory Map The Ethernet MAC only uses the left bank of memory to hold the data used by the transmitter and to store data received by the receiver. Below is a memory map of what portions of the RAM are used and what parts are free. The free parts of the memory are available to hold more buffers. Memory Range (hex) FFFF Memory Usage Transmitter buffer - holds data to be sent by the transmitter

21 FFFF Free FFFF Free FFFF Receiver buffer - stores data received by the receiver FFFF Free FFFF Free FFFF Status buffer - stores status bits produced by the receiver FFFF Free

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface

10/100/1000Mbps Ethernet MAC with Protocol Acceleration MAC-NET Core with Avalon Interface 1 Introduction Ethernet is available in different speeds (10/100/1000 and 10000Mbps) and provides connectivity to meet a wide range of needs from desktop to switches. MorethanIP IP solutions provide a

More information

Gigabit Ethernet MAC. (1000 Mbps Ethernet MAC core with FIFO interface) PRODUCT BRIEF

Gigabit Ethernet MAC. (1000 Mbps Ethernet MAC core with FIFO interface) PRODUCT BRIEF Gigabit Ethernet MAC (1000 Mbps Ethernet MAC core with FIFO interface) PRODUCT BRIEF 1. INTRODUCTION This document serves as a product info for the Gigabit Ethernet MAC from Hitek Systems. The core supports

More information

Ethernet. Ethernet Frame Structure. Ethernet Frame Structure (more) Ethernet: uses CSMA/CD

Ethernet. Ethernet Frame Structure. Ethernet Frame Structure (more) Ethernet: uses CSMA/CD Ethernet dominant LAN technology: cheap -- $20 for 100Mbs! first widely used LAN technology Simpler, cheaper than token rings and ATM Kept up with speed race: 10, 100, 1000 Mbps Metcalfe s Etheret sketch

More information

Based on Computer Networking, 4 th Edition by Kurose and Ross

Based on Computer Networking, 4 th Edition by Kurose and Ross Computer Networks Ethernet Hubs and Switches Based on Computer Networking, 4 th Edition by Kurose and Ross Ethernet dominant wired LAN technology: cheap $20 for NIC first widely used LAN technology Simpler,

More information

Point-to-Point Vs. Shared Channel Communication In LANs Point-to-point:

Point-to-Point Vs. Shared Channel Communication In LANs Point-to-point: Point-to-Point Vs. Shared Channel Communication In LANs Point-to-point: Computers connected by communication channels that each connect exactly two computers with access to full channel bandwidth. Forms

More information

Wired LANs: Ethernet

Wired LANs: Ethernet Chapter 13 Wired LANs: Ethernet Behrouz A. Forouzan Data communication and Networking 1 13-1 IEEE STANDARDS In 1985, the Computer Society of the IEEE started a project, called Project 802, to set standards

More information

CSE331: Introduction to Networks and Security. Lecture 6 Fall 2006

CSE331: Introduction to Networks and Security. Lecture 6 Fall 2006 CSE331: Introduction to Networks and Security Lecture 6 Fall 2006 Open Systems Interconnection (OSI) End Host Application Reference model not actual implementation. Transmits messages (e.g. FTP or HTTP)

More information

EECS 122: Introduction to Computer Networks Multiaccess Protocols. ISO OSI Reference Model for Layers

EECS 122: Introduction to Computer Networks Multiaccess Protocols. ISO OSI Reference Model for Layers EECS 122: Introduction to Computer Networks Multiaccess Protocols Computer Science Division Department of Electrical Engineering and Computer Sciences University of California, Berkeley Berkeley, CA 94720-1776

More information

ESSENTIALS. Understanding Ethernet Switches and Routers. April 2011 VOLUME 3 ISSUE 1 A TECHNICAL SUPPLEMENT TO CONTROL NETWORK

ESSENTIALS. Understanding Ethernet Switches and Routers. April 2011 VOLUME 3 ISSUE 1 A TECHNICAL SUPPLEMENT TO CONTROL NETWORK VOLUME 3 ISSUE 1 A TECHNICAL SUPPLEMENT TO CONTROL NETWORK Contemporary Control Systems, Inc. Understanding Ethernet Switches and Routers This extended article was based on a two-part article that was

More information

10/100/1000 Ethernet MAC with Protocol Acceleration MAC-NET Core

10/100/1000 Ethernet MAC with Protocol Acceleration MAC-NET Core 1 Introduction The implements, in conjunction with a triple speed 10/100/1000 MAC, Layer 3 network acceleration functions, which are designed to accelerate the processing of various common networking protocols

More information

06/02/ Local & Metropolitan Area Networks. Overview. Medium Access Sublayer (1) ACOE322

06/02/ Local & Metropolitan Area Networks. Overview. Medium Access Sublayer (1) ACOE322 1 Local & Metropolitan Area Networks ACOE322 Lecture 2 Medium Access Control and Logical Link Control 1 Overview The architecture of a LAN is best described in terms of a layering of protocols that organize

More information

10-/100-Mbps Ethernet Media Access Controller (MAC) Core

10-/100-Mbps Ethernet Media Access Controller (MAC) Core 10-/100-Mbps Ethernet Media Access Controller (MAC) Core Preliminary Product Brief December 1998 Description The Ethernet Media Access Controller (MAC) core is a high-performance core with a low gate count,

More information

82557 10 100 Mbps PCI LAN Controller A Guide to 82596 Compatibility

82557 10 100 Mbps PCI LAN Controller A Guide to 82596 Compatibility APPLICATION NOTE 82557 10 100 Mbps PCI LAN Controller A Guide to 82596 Compatibility Technical Marketing Network Products Division November 1995 Order Number 644126-001 Information in this document is

More information

Fast Ethernet and Gigabit Ethernet. Networks: Fast Ethernet 1

Fast Ethernet and Gigabit Ethernet. Networks: Fast Ethernet 1 Fast Ethernet and Gigabit Ethernet Networks: Fast Ethernet 1 Fast Ethernet (100BASE-T) How to achieve 100 Mbps capacity? MII LLC MAC Convergence Sublayer Media Independent Interface Media Dependent Sublayer

More information

Notes Odom, Chapter 3 Flashcards Set:

Notes Odom, Chapter 3 Flashcards Set: EDTECH 552 (SP11) Susan Ferdon Notes Odom, Chapter 3 Flashcards Set: http://www.flashcardmachine.com/1101574/4vb4 LAN Ethernet UTP IEEE NIC 10BASE5 10BASE2 CSMA/CD Local Area Network Layer 1 and 2 standards

More information

Local Area Networks transmission system private speedy and secure kilometres shared transmission medium hardware & software

Local Area Networks transmission system private speedy and secure kilometres shared transmission medium hardware & software Local Area What s a LAN? A transmission system, usually private owned, very speedy and secure, covering a geographical area in the range of kilometres, comprising a shared transmission medium and a set

More information

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group

The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links. Filippo Costa on behalf of the ALICE DAQ group The new frontier of the DATA acquisition using 1 and 10 Gb/s Ethernet links Filippo Costa on behalf of the ALICE DAQ group DATE software 2 DATE (ALICE Data Acquisition and Test Environment) ALICE is a

More information

Protocol Stack: ISO OSI Model. Layer 2: Data Link Layer. Layer 1: Physical Layer. Layer 4: Transport Layer. Layer 3: Network Layer

Protocol Stack: ISO OSI Model. Layer 2: Data Link Layer. Layer 1: Physical Layer. Layer 4: Transport Layer. Layer 3: Network Layer Protocol Stack: ISO OSI Model CSCE 515: Computer Programming OSI Models & layer Wenyuan Xu Department of Computer Science and Engineering University of South Carolina Some slides are made by Dave Hollinger

More information

Fast Ethernet and Gigabit Ethernet. Computer Networks: Fast and Gigabit Ethernet

Fast Ethernet and Gigabit Ethernet. Computer Networks: Fast and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet 1 Fast Ethernet (100BASE-T) How to achieve 100 Mbps capacity? MII LLC MAC Convergence Sublayer Media Independent Interface Media Dependent Sublayer Data Link Layer Physical

More information

Lecture Computer Networks

Lecture Computer Networks Prof. Dr. Hans Peter Großmann mit M. Rabel sowie H. Hutschenreiter und T. Nau Sommersemester 2012 Institut für Organisation und Management von Informationssystemen Lecture Computer Networks Ethernet and

More information

Introduction to Local Area Networks

Introduction to Local Area Networks For Summer Training on Computer Networking visit Introduction to Local Area Networks Prepared by : Swapan Purkait Director Nettech Private Limited swapan@nettech.in + 91 93315 90003 Introduction A local

More information

AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface (RMII ) Mode

AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media Independent Interface (RMII ) Mode Application Report SNLA076A October 2005 Revised April 2013 AN-1405 DP83848 Single 10/100 Mb/s Ethernet Transceiver Reduced Media... ABSTRACT This application report summarizes how a designer can take

More information

Unit of Learning # 2 The Physical Layer. Sergio Guíñez Molinos sguinez@utalca.cl 2-2009

Unit of Learning # 2 The Physical Layer. Sergio Guíñez Molinos sguinez@utalca.cl 2-2009 Unit of Learning # 2 The Physical Layer Sergio Guíñez Molinos sguinez@utalca.cl 2-2009 Local Area Network (LAN) Redes de Computadores 2 Historic topologies more used in LAN Ethernet Logical Bus and Physical

More information

CCNA R&S: Introduction to Networks. Chapter 5: Ethernet

CCNA R&S: Introduction to Networks. Chapter 5: Ethernet CCNA R&S: Introduction to Networks Chapter 5: Ethernet 5.0.1.1 Introduction The OSI physical layer provides the means to transport the bits that make up a data link layer frame across the network media.

More information

Data Link Protocols. TCP/IP Suite and OSI Reference Model

Data Link Protocols. TCP/IP Suite and OSI Reference Model Data Link Protocols Relates to Lab. This module covers data link layer issues, such as local area networks (LANs) and point-to-point links, Ethernet, and the Point-to-Point Protocol (PPP). 1 TCP/IP Suite

More information

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002

Using FPGAs to Design Gigabit Serial Backplanes. April 17, 2002 Using FPGAs to Design Gigabit Serial Backplanes April 17, 2002 Outline System Design Trends Serial Backplanes Architectures Building Serial Backplanes with FPGAs A1-2 Key System Design Trends Need for.

More information

Computer Network. Interconnected collection of autonomous computers that are able to exchange information

Computer Network. Interconnected collection of autonomous computers that are able to exchange information Introduction Computer Network. Interconnected collection of autonomous computers that are able to exchange information No master/slave relationship between the computers in the network Data Communications.

More information

Local Area Networks (LANs)

Local Area Networks (LANs) Local Area Networks (LANs) Broadcast Networks Multiple Access Protocols Ethernet (IEEE 802.3) Token Ring (IEEE 802.5, FDDI) Introduction So far, we have dealt with switched communication networks. Recall

More information

Prevas AB PO Box 4 (Legeringsgatan 18) SE Västerås Sweden. CORE Facts. Features. Applications. General Description

Prevas AB PO Box 4 (Legeringsgatan 18) SE Västerås Sweden. CORE Facts. Features. Applications. General Description - High Speed Communication Core Product Specification Prevas AB PO Box 4 (Legeringsgatan 18) SE-721 03 Västerås Sweden Phone: +46 21 360 19 00 Fax: +46 21 360 19 16 Email: erik.olofsson@prevas.se URL:

More information

CSMA/CA. Information Networks p. 1

CSMA/CA. Information Networks p. 1 Information Networks p. 1 CSMA/CA IEEE 802.11 standard for WLAN defines a distributed coordination function (DCF) for sharing access to the medium based on the CSMA/CA protocol Collision detection is not

More information

Introduction to LAN Protocols

Introduction to LAN Protocols CHAPTER 2 Chapter Goals Learn about different LAN protocols. Understand the different methods used to deal with media contention. Learn about different LAN topologies. This chapter introduces the various

More information

Star topology. Ethernet. Ethernet Frame Structure (more) Ethernet Frame Structure. Ethernet uses CSMA/CD. Unreliable, connectionless service

Star topology. Ethernet. Ethernet Frame Structure (more) Ethernet Frame Structure. Ethernet uses CSMA/CD. Unreliable, connectionless service thernet dominant wired LN technology: cheap $0 for 00Mbs! first widely used LN technology Simpler, cheaper than token LNs and TM Kept up with speed race: 0 Mbps 0 bps Star topology us topology popular

More information

Data Link Layer. Page 1. Ethernet

Data Link Layer. Page 1. Ethernet Sicherungsebene Network Categories Local Area Networks (LAN): 10m - few km, simple connection structure Ethernet/Fast Ethernet/Gigabit Ethernet Token Bus, Token Ring LAN Wireless LAN (WLAN, up to a few

More information

DP83847 DP83847 DsPHYTER II - Single 10/100 Ethernet Transceiver

DP83847 DP83847 DsPHYTER II - Single 10/100 Ethernet Transceiver DsPHYTER II - Single 10/100 Ethernet Transceiver Literature Number: SNLS157 February 2002 DsPHYTER II Single 10/100 Ethernet Transceiver General Description The is a full feature single Physical Layer

More information

Flow control on IEEE 802.3x switch

Flow control on IEEE 802.3x switch Flow control on IEEE 802.3x switch Mario Baldi Politecnico di Torino mario.baldi[at]polito.it staff.polito.it/mario.baldi Pietro Nicoletti Studio Reti piero[at]studioreti.it www.studioreti.it Based on

More information

IEEE 802 LANs. LAN: Local Area Network What is a local area network?

IEEE 802 LANs. LAN: Local Area Network What is a local area network? IEEE 802 LANs LAN: Local Area Network What is a local area network? A LAN is a network that resides in a geographically restricted area LANs usually span a building or a campus 1 Characteristics of LANs

More information

COMPUTER NETWORKS - LAN standardization

COMPUTER NETWORKS - LAN standardization IEEE standards for local area networks Telecommunication Networks Group firstname.lastname@polito.it http://www.telematica.polito.it/ COMPUTER NETWORKS Standard for LANs 1 Copyright Quest opera è protetta

More information

ECE 358: Computer Networks. Homework #3. Chapter 5 and 6 Review Questions 1

ECE 358: Computer Networks. Homework #3. Chapter 5 and 6 Review Questions 1 ECE 358: Computer Networks Homework #3 Chapter 5 and 6 Review Questions 1 Chapter 5: The Link Layer P26. Let's consider the operation of a learning switch in the context of a network in which 6 nodes labeled

More information

ECE 333: Introduction to Communication Networks Fall 2001

ECE 333: Introduction to Communication Networks Fall 2001 ECE 333: Introduction to Communication Networks Fall 2001 Lecture 17: Medium Access Control V Perfectly scheduled approaches Token ring networks 1 We have categorized channel allocation techniques as either

More information

Performance Evaluation of Linux Bridge

Performance Evaluation of Linux Bridge Performance Evaluation of Linux Bridge James T. Yu School of Computer Science, Telecommunications, and Information System (CTI) DePaul University ABSTRACT This paper studies a unique network feature, Ethernet

More information

Overview. Next Lecture. Last Lecture. This Lecture. Flow control and error control. Local area networking 1 Source: Sections 13

Overview. Next Lecture. Last Lecture. This Lecture. Flow control and error control. Local area networking 1 Source: Sections 13 Overview Last Lecture Flow control and error control This Lecture Local area networking 1 Source: Sections 13 Next Lecture Local area networking 2 Source: Sections 17.1-17.2 1 Data Link Layer Standards

More information

RFC 2544 Testing of Ethernet Services in Telecom Networks

RFC 2544 Testing of Ethernet Services in Telecom Networks RFC 2544 Testing of Ethernet Services in Telecom Networks White Paper Nigel Burgess Agilent Technologies Introduction The object of this paper is to discuss the use and testing of Ethernet services in

More information

Inst: Chris Davison

Inst: Chris Davison ICS 153 Introduction to Computer Networks Inst: Chris Davison cbdaviso@uci.edu ICS 153 Introduction to Computer Networks MAC Sublayer Contents Fixed Assignment Protocols Demand Assignment Protocols Contention

More information

Wired Local Area Network (Ethernet)

Wired Local Area Network (Ethernet) Chapter 13 Wired Local Area Network (Ethernet) IEEE Standards In 1985, the Computer Society of the IEEE started a project, called Project 802, to set standards to enable intercommunication among equipment

More information

Candidates should attempt FOUR questions. All questions carry 25 marks.

Candidates should attempt FOUR questions. All questions carry 25 marks. UNIVERSITY OF ABERDEEN Exam 2010 Degree Examination in ES 3567 Communications Engineering 1B Xday X Notes: 9.00 a.m. 12 Noon (i) CANDIDATES ARE PERMITTED TO USE APPROVED CALCULATORS (II) CANDIDATES ARE

More information

Gigabit Ethernet. Abstract. 1. Introduction. 2. Benefits of Gigabit Ethernet

Gigabit Ethernet. Abstract. 1. Introduction. 2. Benefits of Gigabit Ethernet Table of Contents Abstract... 2 1. Introduction... 2 2. Benefits of Gigabit Ethernet... 2 2.1 Easy Migration to Higher Performance Levels... 3 2.2 Decreased Overall Costs Over Time... 3 2.3 Supports for

More information

GMII Electrical Specification

GMII Electrical Specification GMII Electrical Specification IEEE Interim Meeting, San Diego, January 1997 Dave Fifield 1-408-721-7937 fifield@lan.nsc.com N GMII Electrical Specification - Goals Compatibility with ANSI TR/X3.18-199x

More information

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse:

Below is a diagram explaining the data packet and the timing related to the mouse clock while receiving a byte from the PS-2 mouse: PS-2 Mouse: The Protocol: For out mini project we designed a serial port transmitter receiver, which uses the Baud rate protocol. The PS-2 port is similar to the serial port (performs the function of transmitting

More information

SIMULATION DIAGRAM SHOWING ZERO LATENCY ON RECEIVE

SIMULATION DIAGRAM SHOWING ZERO LATENCY ON RECEIVE FEATURES Implements UDP, IPv4, ARP protocols Zero latency between UDP and MAC layer (combinatorial transfer during user data phase) See simulation diagram below Allows full control of UDP src & dst ports

More information

CS263: Wireless Communications and Sensor Networks

CS263: Wireless Communications and Sensor Networks CS263: Wireless Communications and Sensor Networks Matt Welsh Lecture 4: Medium Access Control October 5, 2004 2004 Matt Welsh Harvard University 1 Today's Lecture Medium Access Control Schemes: FDMA TDMA

More information

Tutorial Questions EG/ES The tutorial questions illustrate the style of examination questions for EG/ES 3567.

Tutorial Questions EG/ES The tutorial questions illustrate the style of examination questions for EG/ES 3567. The tutorial questions illustrate the style of examination questions for EG/ES 3567. The paper will be of 3 hours duration, and each student should attempt four questions during this time. You should aim

More information

Ethernet/IEEE 802.3 evolution

Ethernet/IEEE 802.3 evolution Ethernet/IEEE 802.3 evolution Pietro Nicoletti www.studioreti.it 8023-Evolution-Engl - 1 P. Nicoletti: see note pag. 2 Copyright note These slides are protected by copyright and international treaties.

More information

Network Categories. Network Types for the Local Range. Ethernet. Carrier Sense Multiple Access

Network Categories. Network Types for the Local Range. Ethernet. Carrier Sense Multiple Access Sicherungsebene Network Categories Local Area Networks (LAN): 0m - few km, simple connection structure Ethernet/Fast Ethernet/Gigabit Ethernet Token Bus, Token Ring LAN Wireless LAN (WLAN, up to a few

More information

ALOHA Class of Multiple Access Protocols

ALOHA Class of Multiple Access Protocols ALOHA Class of Multiple Access Protocols ALOHA, also called pure ALOHA: Whenever a user has a frame to send, it simply transmits the frame. If collision occurs, it waits for a random period of time and

More information

Design and Verification of Nine port Network Router

Design and Verification of Nine port Network Router Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra

More information

A DIY Hardware Packet Sniffer

A DIY Hardware Packet Sniffer A DIY Hardware Packet Sniffer Affordable Penetration Testing for the Individual Veronica Swanson: University of California, Irvine CyberSecurity for the Next Generation North American Round, New York 15

More information

Vorlesung Kommunikationsnetze Ethernet and FDDI

Vorlesung Kommunikationsnetze Ethernet and FDDI Picture 15 13 Vorlesung Kommunikationsnetze Ethernet and FDDI Prof. Dr. H. P. Großmann mit B. Wiegel sowie A. Schmeiser und M. Rabel Sommersemester 2009 Institut für Organisation und Management von Informationssystemen

More information

Computer Networks. Unit 5: Local Area Networks. LANs basics The IEEE 802 standard Ethernet MAC protocols Internetworking: repeaters and bridges

Computer Networks. Unit 5: Local Area Networks. LANs basics The IEEE 802 standard Ethernet MAC protocols Internetworking: repeaters and bridges Computer Networks Unit 5: Local Area Networks LANs basics The IEEE 802 standard Ethernet MAC protocols Internetworking: repeaters and bridges unit 5 1 Introduction A local area network is a communication

More information

Local Area Networks. Ethernet 802.3 LAN - 7-1.

Local Area Networks. Ethernet 802.3 LAN - 7-1. Local Area Networks Ethernet 802.3 LAN - 7-1 Local Area Networks (Lokale Netze) Wide Area Network LAN - 7-2 Local Area Networks What is a LAN? Multiple systems attached to an often shared medium high total

More information

Application Note. 1. Introduction. 2. Associated Documentation. 3. Gigabit Ethernet Implementation on SAMA5D3 Series. AT91SAM ARM-based Embedded MPU

Application Note. 1. Introduction. 2. Associated Documentation. 3. Gigabit Ethernet Implementation on SAMA5D3 Series. AT91SAM ARM-based Embedded MPU Application Note AT91SAM ARM-based Embedded MPU Gigabit Ethernet Implementation on SAMA5D3 Series 1. Introduction The SAMA5D3 series is a member of the Atmel microprocessor family which is based on the

More information

Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

More information

C-GEP 100 Monitoring application user manual

C-GEP 100 Monitoring application user manual C-GEP 100 Monitoring application user manual 1 Introduction: C-GEP is a very versatile platform for network monitoring applications. The ever growing need for network bandwith like HD video streaming and

More information

Chapter 2 Network Devices

Chapter 2 Network Devices Chapter 2 Network Devices Objectives Explain the uses, advantages, and disadvantages of repeaters, hubs, wireless access points, bridges, switches, and routers Define the standards associated with wireless

More information

CMA5000 SPECIFICATIONS. 5710 Gigabit Ethernet Module

CMA5000 SPECIFICATIONS. 5710 Gigabit Ethernet Module CMA5000 5710 Gigabit Ethernet Module SPECIFICATIONS General Description The CMA5710 Gigabit Ethernet application is a single slot module that can be used in any CMA 5000. The Gigabit Ethernet test module

More information

Ethernet, VLAN, Ethernet Carrier Grade

Ethernet, VLAN, Ethernet Carrier Grade Ethernet, VLAN, Ethernet Carrier Grade Dr. Rami Langar LIP6/PHARE UPMC - University of Paris 6 Rami.langar@lip6.fr www-phare.lip6.fr/~langar RTEL 1 Point-to-Point vs. Broadcast Media Point-to-point PPP

More information

SDLC Controller. Documentation. Design File Formats. Verification

SDLC Controller. Documentation. Design File Formats. Verification January 15, 2004 Product Specification 11 Stonewall Court Woodcliff Lake, NJ 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-mail: info@cast-inc.com URL: www.cast-inc.com Features AllianceCORE

More information

Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS

Elettronica dei Sistemi Digitali Costantino Giaconia SERIAL I/O COMMON PROTOCOLS SERIAL I/O COMMON PROTOCOLS RS-232 Fundamentals What is RS-232 RS-232 is a popular communications interface for connecting modems and data acquisition devices (i.e. GPS receivers, electronic balances,

More information

MAC Addresses and ARP. Mac Addressing, Ethernet, and Interconnections. LAN Addresses and ARP. LAN Address (more) ARP protocol: Same LAN (network)

MAC Addresses and ARP. Mac Addressing, Ethernet, and Interconnections. LAN Addresses and ARP. LAN Address (more) ARP protocol: Same LAN (network) M ddresses and RP Mac ddressing, thernet, and Interconnections 32-bit IP address: network-layer address used to get datagram to destination IP subnet M (or LN or physical or thernet) address: used to get

More information

Systemy RT i embedded Wykład 10 Interfejsy mikrokontrolerów, cz. II

Systemy RT i embedded Wykład 10 Interfejsy mikrokontrolerów, cz. II Systemy RT i embedded Wykład 10 Interfejsy mikrokontrolerów, cz. II Wrocław 2013 Plan CAN USB Ethernet CAN CAN interface Features: Serial, two-wire, differential interface Designed to be used in a harsh

More information

Network Categories. Network Types for the Local Range. Ethernet

Network Categories. Network Types for the Local Range. Ethernet Sicherungsebene Network Categories Chapter 2: Computer Networks 2.1: Physical Layer: representation of digital signals 2.2: Data Link Layer: error protection and access control 2.3: Network infrastructure

More information

AlliedWare Plus OS How To Use sflow in a Network

AlliedWare Plus OS How To Use sflow in a Network AlliedWare Plus OS How To Use sflow in a Network Introduction sflow is an industry-standard sampling system that is embedded in Allied Telesis' high-performing Layer 3 switches. sflow enables you to use

More information

Ring Local Area Network. Ring LANs

Ring Local Area Network. Ring LANs Ring Local Area Network Ring interface (1-bit buffer) Ring interface To station From station Ring LANs The ring is a series of bit repeaters, each connected by a unidirectional transmission link All arriving

More information

2. What is the maximum value of each octet in an IP address? A. 128 B. 255 C. 256 D. None of the above

2. What is the maximum value of each octet in an IP address? A. 128 B. 255 C. 256 D. None of the above 1. How many bits are in an IP address? A. 16 B. 32 C. 64 2. What is the maximum value of each octet in an IP address? A. 128 B. 255 C. 256 3. The network number plays what part in an IP address? A. It

More information

ORDER NUMBERS: LAN83C185-JD FOR 64-PIN TQFP PACKAGE LAN83C185-JT FOR 64-PIN TQFP LEAD-FREE ROHS COMPLIANT PACKAGE

ORDER NUMBERS: LAN83C185-JD FOR 64-PIN TQFP PACKAGE LAN83C185-JT FOR 64-PIN TQFP LEAD-FREE ROHS COMPLIANT PACKAGE LAN83C185 High Performance Single Chip Low Power 10/100 Ethernet Physical Layer Transceiver (PHY) PRODUCT FEATURES Single Chip Ethernet Phy Fully compliant with IEEE 802.3/802.3u standards 10BASE-T and

More information

KeyStone Architecture Gigabit Ethernet (GbE) Switch Subsystem. User Guide

KeyStone Architecture Gigabit Ethernet (GbE) Switch Subsystem. User Guide KeyStone Architecture Gigabit Ethernet (GbE) Switch Subsystem User Guide Literature Number: SPRUGV9D June 2013 Release History www.ti.com Release Date Description/Comments SPRUGV9D June 2013 Added KeyStone

More information

GB ethernet UDP interface in FPGA

GB ethernet UDP interface in FPGA GB ethernet UDP interface in FPGA NIKHEF, PeterJ 05 August 2013 1 LED0 RxFifos 0 1 n Rx Stream Select Rx_buf2data pkt_buffers Rx Packet Buffer 64 KB Flags Rx_mac2buf Overview Good/Bad Frame Rx FPGA ML605

More information

AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs

AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs AN 588: 10-Gbps Ethernet Hardware Demonstration Reference Designs December 2009 AN-588-1.1 The reference designs demonstrate wire-speed operation of the Altera 10-Gbps Ethernet (10GbE) reference design

More information

Small Footprint MII/RMII 10/100 Ethernet Transceiver for Automotive Applications

Small Footprint MII/RMII 10/100 Ethernet Transceiver for Automotive Applications LAN88730 Small Footprint MII/RMII 10/100 Ethernet Transceiver for Automotive Applications PRODUCT FEATURES Highlights Designed and tested for automotive applications Single-Chip Ethernet Physical Layer

More information

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features

Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features Hello, and welcome to this presentation of the STM32 Universal Synchronous/Asynchronous Receiver/Transmitter Interface. It covers the main features of this USART interface, which is widely used for serial

More information

Data Communication Prof. A. Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur. Lecture # 28 IEEE 802 LANs

Data Communication Prof. A. Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur. Lecture # 28 IEEE 802 LANs Data Communication Prof. A. Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture # 28 IEEE 802 LANs Hello and welcome to today s lecture on IEEE 802 LANs.

More information

8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15

8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15 8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15 1 Overview RAID0 system uses multiple storages to extend total storage capacity and increase write/read performance to be N times. Assumed

More information

INTRODUCTION TO 100BASE-T: FAST (AND FASTER) ETHERNET

INTRODUCTION TO 100BASE-T: FAST (AND FASTER) ETHERNET 51-20-97 DATA COMMUNICATIONS MANAGEMENT INTRODUCTION TO 100BASE-T: FAST (AND FASTER) ETHERNET Colin Mick INSIDE How It Works: An Iso View, 100BASE-TX, 100BASE-T4, 100BASE-T2, Gigabit Ethernet, Impacts

More information

Model Answers HW2 - Chapter #3

Model Answers HW2 - Chapter #3 Model Answers HW2 - Chapter #3 1. The hypothetical machine of figure 3.4 also has two I/O instructions: 0011= Load AC fro I/O 0111= Store AC to I/O In these cases the 12-bit address identifies a particular

More information

TCP/IPv4 and Ethernet 10BASE-T/ 100BASE-TX Debugging with the MSO/DPO4000B Series Oscilloscopes

TCP/IPv4 and Ethernet 10BASE-T/ 100BASE-TX Debugging with the MSO/DPO4000B Series Oscilloscopes Presented by TestEquity - www.testequity.com TCP/IPv4 and Ethernet 10BASE-T/ 100BASE-TX Debugging with the MSO/DPO4000B Series Oscilloscopes Application Note Introduction The Internet changes the way we

More information

A Dell Technical White Paper Dell PowerConnect Team

A Dell Technical White Paper Dell PowerConnect Team Flow Control and Network Performance A Dell Technical White Paper Dell PowerConnect Team THIS WHITE PAPER IS FOR INFORMATIONAL PURPOSES ONLY, AND MAY CONTAIN TYPOGRAPHICAL ERRORS AND TECHNICAL INACCURACIES.

More information

Cortina Systems LXT971A Single-Port 10/100 Mbps PHY Transceiver

Cortina Systems LXT971A Single-Port 10/100 Mbps PHY Transceiver Cortina Systems LXT971A Single-Port 10/100 Mbps PHY Transceiver The (LXT971A PHY) directly supports both 100BASE-TX and 10BASE-T applications. It provides a Media Independent Interface (MII) for easy attachment

More information

CPS 422 Computer Networks IEEE 802.5 (TOKEN RING) STANDARD IEEE 802.4 (TOKEN BUS) AND IEEE 802.5 (TOKEN RING) STANDARDS. A Token Ring Layout

CPS 422 Computer Networks IEEE 802.5 (TOKEN RING) STANDARD IEEE 802.4 (TOKEN BUS) AND IEEE 802.5 (TOKEN RING) STANDARDS. A Token Ring Layout CPS 422 Computer Networks DATA LINK LAYER IEEE 802.4 (TOKEN BUS) AND IEEE 802.5 (TOKEN RING) STANDARDS IEEE 802.5 (TOKEN RING) STANDARD TEXT BOOK:- Andrew S. Tenenbaum 3 rd Edition A Token Ring Layout

More information

Gigabit Ethernet. Today a number of technologies, such as 10BaseT, Auto-Negotiation

Gigabit Ethernet. Today a number of technologies, such as 10BaseT, Auto-Negotiation Gigabit Ethernet Auto-Negotiation By Rich Hernandez The Auto-Negotiation standard allows devices based on several Ethernet standards, from 10BaseT to 1000BaseT, to coexist in the network by mitigating

More information

Review of Legacy LANs: IEEE 802.{2,3,5} MACs

Review of Legacy LANs: IEEE 802.{2,3,5} MACs Review of Legacy LANs: IEEE 802.{2,3,5} MACs 1 Medium Access Control Methods (MACs) Most LANs use shared transmission media. Hence need a mechanism to control access for one station at a time. Most common

More information

FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router*

FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router* SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 6, No. 3, December 2009, 399-407 UDK: 004.738.5.057.4 FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router* Marko Carević 1,a,

More information

100BASE-TX Decoding Instructions

100BASE-TX Decoding Instructions 100BASE-TX Decoding Instructions Note: These instructions assume the following: You have downloaded the descrambler key binary sequence file. You have printed the 100BASE-TX simulated frame (PDF document)

More information

Copyrights. AFDX / ARINC 664 Tutorial ( ) Copyright 2005 Condor Engineering, Inc. All rights reserved.

Copyrights. AFDX / ARINC 664 Tutorial ( ) Copyright 2005 Condor Engineering, Inc. All rights reserved. Copyrights Copyright 2005 Condor Engineering, Inc. All rights reserved. This document may not, in whole or part, be: copied; photocopied; reproduced; translated; reduced; or transferred to any electronic

More information

Second Midterm for ECE374 04/23/12 Solution!!

Second Midterm for ECE374 04/23/12 Solution!! 1 Second Midterm for ECE374 04/23/12 Solution!! Instructions: Put your name and student number on each sheet of paper! The exam is closed book. You have 90 minutes to complete the exam. Be a smart exam

More information

802.11 standard. Acknowledgement: Slides borrowed from Richard Y. Yang @ Yale

802.11 standard. Acknowledgement: Slides borrowed from Richard Y. Yang @ Yale 802.11 standard Acknowledgement: Slides borrowed from Richard Y. Yang @ Yale IEEE 802.11 Requirements Design for small coverage (e.g. office, home) Low/no mobility High data-rate applications Ability to

More information

Chapter 7 Low-Speed Wireless Local Area Networks

Chapter 7 Low-Speed Wireless Local Area Networks Wireless# Guide to Wireless Communications 7-1 Chapter 7 Low-Speed Wireless Local Area Networks At a Glance Instructor s Manual Table of Contents Overview Objectives s Quick Quizzes Class Discussion Topics

More information

82555 10/100 Mbps LAN Physical Layer Interface

82555 10/100 Mbps LAN Physical Layer Interface 82555 10/100 Mbps LAN Physical Layer Interface Networking Silicon Product Features Datasheet Optimal integration for lower cost solutions Integrated 10/100 Mbps single chip physical layer interface solution

More information

TECHNICAL MANUAL. L80227 10BASE-T/ 100BASE-TX Ethernet PHY

TECHNICAL MANUAL. L80227 10BASE-T/ 100BASE-TX Ethernet PHY TECHNICAL MANUAL L80227 10BASE-T/ 100BASE-TX Ethernet PHY October 2002 This document contains proprietary information of LSI Logic Corporation. The information contained herein is not to be used by or

More information

Gigabit Ethernet: Architectural Design and Issues

Gigabit Ethernet: Architectural Design and Issues Gigabit Ethernet: Architectural Design and Issues Professor of Computer and Information Sciences Columbus, OH 43210 http://www.cis.ohio-state.edu/~jain/ 9-1 Overview Distance-Bandwidth Principle 10 Mbps

More information

TCP/IP Protocol Architecture. The Need For Protocol Architecture

TCP/IP Protocol Architecture. The Need For Protocol Architecture TCP/IP Protocol Architecture CSE 3213 Fall 2011 1 The Need For Protocol Architecture 1.) the source must activate communications path or inform network of destination 2.) the source must make sure that

More information

SPI, SCI, SI and SDIO Port/devices for Serial Data Communication

SPI, SCI, SI and SDIO Port/devices for Serial Data Communication DEVICES AND COMMUNICATION BUSES FOR DEVICES NETWORK Lesson-5: SPI, SCI, SI and SDIO Port/devices for Serial Data Communication 1 Microcontroller internal devices for SPI or SCI or SI Synchronous Peripheral

More information