Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow
|
|
- Camilla Patterson
- 8 years ago
- Views:
Transcription
1 Chapter 11. Using MAX II User Flash Memory for Data Storage in Manufacturing Flow MII Introduction Small capacity, non-volatile memory is commonly used in storing manufacturing data (e.g., manufacturer s IDs, serial numbers). This data is important in differentiating products, inventory referencing, and storing test results during manufacturing. The MAX II user flash memory (UFM) is ideal for storing manufacturing data instead of using a separate low-density, non-volatile memory device. This solution creates a low-cost, portable medium for storing and controlling access to information. You can read and write manufacturing data using the IEEE Std Joint Test Action Group (JTAG) interface. Using the MAX II UFM block for data storage in manufacturing does not require additional I/O other than the JTAG pins. However, the UFM is not limited to specific standard interface protocols (you can implement any interface protocol in the programmable logic array of a MAX II device) to communicate with the UFM block. Integrating board-level flash memory, EEPROM capabilities, and system logic into one MAX II device improves the board space efficiency and minimizes system cost. This chapter provides guidelines in utilizing the MAX II UFM for manufacturing data storage, including programming and reading stored data from the UFM block. f For more information on the MAX II UFM features, refer to the chapter on Using User Flash Memory in MAX II Devices. Manufacturing Data Manufacturing data is a type of non-volatile information used to uniquely identify a device or chipset on the board. The variety of manufacturing data that is commonly stored in small-capacity, nonvolatile memory devices include: Product ID or Product Name Manufacturer s ID Serial or Part Numbers Manufacturing Date or Lot Codes Hardware Revision All other Related Product and Manufacturers Information Manufacturer Test Counts and Results Altera Corporation Core Version a.b.c variable 11 1 June 2004 Preliminary
2 Storing Manufacturing Data in the UFM Manufacturing date or lot codes are used to identify when a board was manufactured. Placing a manufacturer s lot code or a manufacturing date on the board makes future tracking easier. Manufacturing data storage on products is also important in organizing the inventory system. Manufacturing data is typically represented in ASCII text. Refer to Appendix A, ASCII Code Table for the standard characters in ASCII format. Storing Manufacturing Data in the UFM Figure 11 1 shows the flow for writing manufacturing data to the UFM. Every manufacturing data storage flow should start with determining the constant data for UFM and the design function. Choosing the right standard interface protocol to access the UFM block is important to be compatible with the entire board design and to simplify the data read flow. The initial memory content file which consists of the constant data is created in either Hexadecimal (.hex) format or in Memory Initialization File (.mif) format. You can develop the interface between the UFM block and other devices on the board using the MegaWizard Plug-In Manager in the Quartus II software. The initial memory content file is then included using the altufm megafunction of the MegaWizard Plug-In Manager. You can then generate different types of programming files including Programmer Object File (.pof) and Jam Standard Test and Programming Language (STAPL) Files (.jam) using the Quartus II assembler. You can program the UFM block either using the Quartus II Programmer (.pof,.jam) or using the Jam Player (.jam). Dynamic manufacturing data (which is the information that will change such as a lot code, date codes, and manufacturing test result data) is produced in HEX format only during board testing. Recompiling the project and also regenerating a new programming file to include all the static and dynamic data in the Quartus II software is impractical in test environments. Therefore, you can convert the HEX file into a Jam file using a UFM HEX to Jam Utility. You can use this Jam file with the incircuit tester to program or update the UFM. However, during this stage of updating the UFM with the dynamic manufacturing data, it can overwrite the existing constant data. To retain the constant data, you can take advantage on the UFM which is organized into two separate sectors, and program the constant manufacturing data into one sector of the UFM during the compilation flow. Subsequently, in the board testing stage, you can then program the dynamic manufacturing data into the other sector of the UFM Core Version a.b.c variable Altera Corporation MAX II Device Handbook, Volume 1 June 2004
3 Using MAX II User Flash Memory for Data Storage in Manufacturing Flow f Refer to Data Storage Using the JTAG Interface on page 11 6 for more information on programming the UFM block through the JTAG port. Refer to the chapter on Using User Flash Memory in MAX II Devices for details on using the altufm megafunction. Altera Corporation Core Version a.b.c variable 11 3 June 2004 MAX II Device Handbook, Volume 1
4 Storing Manufacturing Data in the UFM Figure Data Storage Flow Chart Start Determine Constant Data for UFM Create Initial Memory Initialization File (.hex/.mif) Interface Development with MegaWizard Plug-In Manager Quartus II Environment Compilation of the Complete Design for MAX II Devices Quartus II Assembler.pof/.jam Programming Files Program Device Test Board and Determine Dynamic Manufacturing Data HEX UFM HEX to Jam Utility Jam Update UFM Sector 0 Update UFM Sector Core Version a.b.c variable Altera Corporation MAX II Device Handbook, Volume 1 June 2004
5 Using MAX II User Flash Memory for Data Storage in Manufacturing Flow Reading Manufacturing Data from UFM Accessing manufacturing data from the MAX II UFM block starts with determining the data needed to be read. You can read the manufacturing data from the UFM block in two ways: You can read the entire contents of sector 0 and/or sector 1 of the UFM block through the JTAG port using the Jam Player; or you can access the UFM contents through the MAX II device I/O pins that are assigned as the interface signals, where the interface between the UFM block and the other devices was developed earlier in the Quartus II software. Tracking the UFM address where the specific data is located is important for accessing the correct data. After obtaining this data, you can then display it on any user interface (such as a monitor or LCD, or save it to a file through the manufacturing software). See Figure Figure Reading Storage Flow Chart Start Determine Data to Read Yes Accessing Through the JTAG Port No Jam Player Data Location (Address) Read UFM Sector 0 Access Data Through Interface Port Read UFM Sector 1 Display Data Altera Corporation Core Version a.b.c variable 11 5 June 2004 MAX II Device Handbook, Volume 1
6 Data Storage Using the JTAG Interface Data Storage Using the JTAG Interface You can program and read manufacturing data using the IEEE Std JTAG interface. You can program the UFM block and the MAX II logic array together using the JTAG interface in in-system programming (ISP) mode. Also, you can program to and read from the UFM block independently through the JTAG interface when the MAX II device is in user mode with the real-time ISP feature. You can program and read through the JTAG interface by using the Jam file output from the Quartus II and the standardized Jam Player software. This design example describes one way to create manufacturing data for storage in the UFM block. All manufacturing data is converted into ASCII data format to maximize the memory efficiency. The code below shows the example manufacturing data. <DESIGN name= "LED Driver FUNCTION"> <COMPANY> ALTERA CORPORATION <BoardData> <DeviceName> EPM1270T144C3 <PartNo> 2003-MAX2-113 <ManucDate> 11/3/ PM <Revision> a0.95 Table 11 1 shows the ASCII text of a manufacturing data example. This text is then written into either HEX or MIF format. The address radix is in HEX format. Table ASCII Text of Manufacturing Data Example (Sector 0) (Part 1 of 2) Address C E E D D C E F 004F E 000D 003C F D E E C F F F E E C E F 006D D 003C E E 000D 003C E D E D Core Version a.b.c variable Altera Corporation MAX II Device Handbook, Volume 1 June 2004
7 Using MAX II User Flash Memory for Data Storage in Manufacturing Flow Table ASCII Text of Manufacturing Data Example (Sector 0) (Part 2 of 2) Address D 003C E 006F E D 004D D D C 004D E E F A0 002F E 0A D 003C B F 006E 003E B E D 003C C B D 003E C D0 000D D E E F F Figure 11 3 shows the HEX file containing the manufacturing data in the Quartus II software (MIF format is also available). Altera Corporation Core Version a.b.c variable 11 7 June 2004 MAX II Device Handbook, Volume 1
8 Data Storage Using the JTAG Interface Figure HEX File Format 11 8 Core Version a.b.c variable Altera Corporation MAX II Device Handbook, Volume 1 June 2004
9 Using MAX II User Flash Memory for Data Storage in Manufacturing Flow Generating a Programming File A POF for the entire device is generated when you compile the design file in the Quartus II software. The Quartus II Programmer gives you an option to target the portion of device you wish to program. You can convert the POF to Jam STAPL or JBC File format targeting certain areas of the device using the Convert Programming Files feature in the Quartus II software. A Jam STAPL or JBC File can also be generated during compilation using the Settings option in the Quartus II software. Conclusion The MAX II UFM block is the best choice for storing manufacturing data, helping to improve board space efficiency and minimizing system cost by integrating board-level flash memory, EEPROM capabilities, and system logic into one MAX II device. You can customize the UFM communication system to comply with different manufacturers standard interface protocols to access manufacturing product data. Altera Corporation Core Version a.b.c variable 11 9 June 2004 MAX II Device Handbook, Volume 1
10 Conclusion Core Version a.b.c variable Altera Corporation MAX II Device Handbook, Volume 1 June 2004
MAX II ISP Update with I/O Control & Register Data Retention
MAX II ISP Update with I/O Control & Register Data Retention March 2006, ver 1.0 Application Note 410 Introduction MAX II devices support the real-time in-system mability (ISP) feature that allows you
More informationIn-System Programmability
In-System Programmability in MAX Devices September 2005, ver. 1.5 Application Note 95 Introduction Features & Benefits MAX devices are programmable logic devices (PLDs), based on the Altera Multiple Array
More informationUsing the Agilent 3070 Tester for In-System Programming in Altera CPLDs
Using the Agilent 3070 Tester for In-System Programming in Altera CPLDs AN-628-1.0 Application Note This application note describes how to use the Agilent 3070 test system to achieve faster programming
More informationWhite Paper Using the Intel Flash Memory-Based EPC4, EPC8 & EPC16 Devices
White Paper Introduction Altera enhanced configuration devices provide single-device, advanced configuration solutions for high-density Altera FPGAs. The core of an enhanced configuration device is divided
More informationUsing Altera MAX Series as Microcontroller I/O Expanders
2014.09.22 Using Altera MAX Series as Microcontroller I/O Expanders AN-265 Subscribe Many microcontroller and microprocessor chips limit the available I/O ports and pins to conserve pin counts and reduce
More informationQuartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1
(DSF) Quartus II Stand: Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de Quartus II 1 Quartus II Software Design Series : Foundation 2007 Altera
More information13. Publishing Component Information to Embedded Software
February 2011 NII52018-10.1.0 13. Publishing Component Information to Embedded Software NII52018-10.1.0 This document describes how to publish SOPC Builder component information for embedded software tools.
More informationMasterBlaster Serial/USB Communications Cable User Guide
MasterBlaster Serial/USB Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 80 Document Version: 1.1 Document Date: July 2008 Copyright 2008 Altera
More informationMAX II Development Kit Getting Started User Guide
MAX II Development Kit Getting Started User Guide 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com P25-10351-01 Development Kit Version: 1.1.0 Document Version: 1.1.0 Document Date:
More informationJTAG Applications. Product Life-Cycle Support. Software Debug. Integration & Test. Figure 1. Product Life Cycle Support
JTAG Applications While it is obvious that JTAG based testing can be used in the production phase of a product, new developments and applications of the IEEE-1149.1 standard have enabled the use of JTAG
More informationMAX 10 FPGA Configuration User Guide
MAX 10 FPGA Configuration User Guide Subscribe UG-M10CONFIG 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents MAX 10 FPGA Configuration Overview... 1-1 MAX 10 FPGA Configuration Schemes
More informationDownload the Design Files
Design Example Using the altlvds Megafunction & the External PLL Option in Stratix II Devices March 2006, ver. 1.0 Application Note 409 Introduction The altlvds megafunction allows you to instantiate an
More informationDisplay Message on Notice Board using GSM
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 7 (2013), pp. 827-832 Research India Publications http://www.ripublication.com/aeee.htm Display Message on Notice Board
More informationCreating a Webserver on the Nios development kit Stratix Edition board Enoch Hwang
Creating a Webserver on the Nios development kit Stratix Edition board Enoch Hwang A) Creating the Nios System (Nios v3.2 can only work with Quartus II v5.1 and below. Need to also remove Nios II completely.)
More informationThe Advanced JTAG Bridge. Nathan Yawn nathan.yawn@opencores.org 05/12/09
The Advanced JTAG Bridge Nathan Yawn nathan.yawn@opencores.org 05/12/09 Copyright (C) 2008-2009 Nathan Yawn Permission is granted to copy, distribute and/or modify this document under the terms of the
More informationBitBlaster Serial Download Cable
BitBlaster Serial Download Cable February 2002, ver. 4.3 Data Sheet Features Allows PC and UNIX workstation users to perform the following functions: Program MAX 9000, MAX 7000S, MAX 7000A, and MAX 3000A
More informationMicrotronics technologies Mobile: 99707 90092
For more Project details visit: http://www.projectsof8051.com/rfid-based-attendance-management-system/ Code Project Title 1500 RFid Based Attendance System Synopsis for RFid Based Attendance System 1.
More informationBE635 User Manual. Rev. V1.0. 2013-2014 Bolymin, Inc. All Rights Reserved.
BE635 User Manual Rev. V1.0 2013-2014 Bolymin, Inc. All Rights Reserved. Copyright Copyright 2013-2014 BOLYMIN, INC. All rights reserved. No part of the materials may be reproduced, copied or translated
More information11. High-Speed Differential Interfaces in Cyclone II Devices
11. High-Speed Differential Interfaces in Cyclone II Devices CII51011-2.2 Introduction From high-speed backplane applications to high-end switch boxes, low-voltage differential signaling (LVDS) is the
More informationPing Pong Game with Touch-screen. March 2012
Ping Pong Game with Touch-screen March 2012 xz2266 Xiang Zhou hz2256 Hao Zheng rz2228 Ran Zheng yc2704 Younggyun Cho Abstract: This project is conducted using the Altera DE2 development board. We are aiming
More informationThe Answer to the 14 Most Frequently Asked Modbus Questions
Modbus Frequently Asked Questions WP-34-REV0-0609-1/7 The Answer to the 14 Most Frequently Asked Modbus Questions Exactly what is Modbus? Modbus is an open serial communications protocol widely used in
More information2. Scope of the DE0 Board and Supporting Material
1 Getting Started with Altera s DE0 Board This document describes the scope of Altera s DE0 Development and Education Board and the supporting materials provided by the Altera Corporation. It also explains
More informationPre-tested System-on-Chip Design. Accelerates PLD Development
Pre-tested System-on-Chip Design Accelerates PLD Development March 2010 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com 1 Pre-tested
More informationProcess Control and Automation using Modbus Protocol
Process Control and Automation using Modbus Protocol Modbus is the fundamental network protocol used in most industrial applications today. It is universal, open and an easy to use protocol. Modbus has
More informationET-BASE AVR ATmega64/128
ET-BASE AVR ATmega64/128 ET-BASE AVR ATmega64/128 which is a Board Microcontroller AVR family from ATMEL uses MCU No.ATmega64 and ATmega128 64PIN. Board ET-BASE AVR ATmega64/128 uses MCU s resources on
More informationLecture N -1- PHYS 3330. Microcontrollers
Lecture N -1- PHYS 3330 Microcontrollers If you need more than a handful of logic gates to accomplish the task at hand, you likely should use a microcontroller instead of discrete logic gates 1. Microcontrollers
More informationVideo and Image Processing Suite
Video and Image Processing Suite January 2006, Version 6.1 Errata Sheet This document addresses known errata and documentation issues for the MegaCore functions in the Video and Image Processing Suite,
More informationTABLE OF CONTENTS. xiii List of Tables. xviii List of Design-for-Test Rules. xix Preface to the First Edition. xxi Preface to the Second Edition
TABLE OF CONTENTS List of Figures xiii List of Tables xviii List of Design-for-Test Rules xix Preface to the First Edition xxi Preface to the Second Edition xxiii Acknowledgement xxv 1 Boundary-Scan Basics
More informationRAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition
RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition A Tutorial Approach James O. Hamblen Georgia Institute of Technology Michael D. Furman Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS Boston
More informationC Programming. for Embedded Microcontrollers. Warwick A. Smith. Postbus 11. Elektor International Media BV. 6114ZG Susteren The Netherlands
C Programming for Embedded Microcontrollers Warwick A. Smith Elektor International Media BV Postbus 11 6114ZG Susteren The Netherlands 3 the Table of Contents Introduction 11 Target Audience 11 What is
More informationDigitale Signalverarbeitung mit FPGA (DSF) Soft Core Prozessor NIOS II Stand Mai 2007. Jens Onno Krah
(DSF) Soft Core Prozessor NIOS II Stand Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de NIOS II 1 1 What is Nios II? Altera s Second Generation
More informationWhite Paper Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs
White Paper Reduce Total System Cost in Portable Applications Using Zero-Power CPLDs Introduction Traditionally, portable system designers have used ASICs and ASSPs to implement memory interfaces, I/O
More informationIntroduction to the Quartus II Software. Version 10.0
Introduction to the Quartus II Software Version 10.0 Introduction to the Quartus II Software Altera Corporation 101 Innovation Drive San Jose, CA 95134 (408) 544-7000 www.altera.com Introduction to the
More informationGAS LEAKAGE DETECTION & AUTO ON-OFF GAS SYSTEM
GAS LEAKAGE DETECTION & AUTO ON-OFF GAS SYSTEM This system helps you to upgrade your safety standards, comply statutory requirements on environmental commitments and most important and basic function being
More information2011, The McGraw-Hill Companies, Inc. Chapter 3
Chapter 3 3.1 Decimal System The radix or base of a number system determines the total number of different symbols or digits used by that system. The decimal system has a base of 10 with the digits 0 through
More informationATF1500AS Device Family. Application Note. In-System Programming of Atmel ATF1500AS Devices on the HP3070. Introduction.
In-System Programming of Atmel ATF1500AS Devices on the HP3070 Introduction In-System Programming (ISP) support of Programmable Logic Devices (PLD) is becoming a requirement for customers using Automated
More informationOpen Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada
Open Architecture Design for GPS Applications Yves Théroux, BAE Systems Canada BIOGRAPHY Yves Théroux, a Project Engineer with BAE Systems Canada (BSC) has eight years of experience in the design, qualification,
More information9. Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family
August 2012 CIII51016-2.2 9. Configuration, Design Security, and Remote System Upgrades in the Cyclone III Device Family CIII51016-2.2 This chapter describes the configuration, design security, and remote
More informationRAM & ROM Based Digital Design. ECE 152A Winter 2012
RAM & ROM Based Digital Design ECE 152A Winter 212 Reading Assignment Brown and Vranesic 1 Digital System Design 1.1 Building Block Circuits 1.1.3 Static Random Access Memory (SRAM) 1.1.4 SRAM Blocks in
More informationImplementation Details
LEON3-FT Processor System Scan-I/F FT FT Add-on Add-on 2 2 kbyte kbyte I- I- Cache Cache Scan Scan Test Test UART UART 0 0 UART UART 1 1 Serial 0 Serial 1 EJTAG LEON_3FT LEON_3FT Core Core 8 Reg. Windows
More informationDecember 2002, ver. 1.0 Application Note 285. This document describes the Excalibur web server demonstration design and includes the following topics:
Excalibur Web Server Demonstration December 2002, ver. 1.0 Application Note 285 Introduction This document describes the Excalibur web server demonstration design and includes the following topics: Design
More informationSKP16C62P Tutorial 1 Software Development Process using HEW. Renesas Technology America Inc.
SKP16C62P Tutorial 1 Software Development Process using HEW Renesas Technology America Inc. 1 Overview The following tutorial is a brief introduction on how to develop and debug programs using HEW (Highperformance
More informationFreescale Semiconductor, Inc. Product Brief Integrated Portable System Processor DragonBall ΤΜ
nc. Order this document by MC68328/D Microprocessor and Memory Technologies Group MC68328 MC68328V Product Brief Integrated Portable System Processor DragonBall ΤΜ As the portable consumer market grows
More informationDynaGuard 200 Series. Compact and Versatile MPEG-4. Ver. 1.1
DynaGuard 200 Series Compact and Versatile MPEG-4 Ver. 1.1 An Introduction to the DynaGuard 200 Series MPEG-4 Digital Video Recorder for Small to Medium Applications What is a DynaGuard TM 200? Combined
More informationALL-USB-RS422/485. User Manual. USB to Serial Converter RS422/485. ALLNET GmbH Computersysteme 2015 - Alle Rechte vorbehalten
ALL-USB-RS422/485 USB to Serial Converter RS422/485 User Manual ALL-USB-RS422/485 USB to RS-422/485 Plugin Adapter This mini ALL-USB-RS422/485 is a surge and static protected USB to RS-422/485 Plugin Adapter.
More informationImplementation of Web-Server Using Altera DE2-70 FPGA Development Kit
1 Implementation of Web-Server Using Altera DE2-70 FPGA Development Kit A THESIS SUBMITTED IN PARTIAL FULFILLMENT OF THE REQUIREMENT OF FOR THE DEGREE IN Bachelor of Technology In Electronics and Communication
More informationWhite Paper FPGA Performance Benchmarking Methodology
White Paper Introduction This paper presents a rigorous methodology for benchmarking the capabilities of an FPGA family. The goal of benchmarking is to compare the results for one FPGA family versus another
More informationMethode Electronics. DM-338-GG-XXXX Up to 120 Gbps CXP Passive Cable Assembly. www.methode.com
DM-338-GG-XXXX Up to 120 Gbps CXP Passive Cable Assembly Compliant with Infiniband Architecture Specification Annex 6 Hot-pluggable footprint Supports Serial ID (write protected) Robust Die Cast Housing
More informationUSB-Blaster Download Cable User Guide
USB-Blaster Download Cable User Guide Subscribe UG-USB81204 101 Innovation Drive San Jose, CA 95134 www.altera.com TOC-2 Contents Introduction to USB-Blaster Download Cable...1-1 USB-Blaster Revision...1-1
More informationMaster-Touch and ValuMass. Modbus Communications. INSTRUCTION MANUAL 80202201 (Rev. 2.1)
Master-Touch and ValuMass Modbus Communications INSTRUCTION MANUAL 80202201 (Rev. 2.1) Eldridge Products, Inc. 2700 Garden Road, Building A Monterey, CA 93940 Tel: 800/321-3569 or 831/648-7777 Fax: 831/648-7780
More informationMicrocontrollers in Practice
M. Mitescu I. Susnea Microcontrollers in Practice With 117 Figures, 34 Tables and CD-Rom 4y Springer Contents Resources of Microcontrollers, 1 1.1 In this Chapter 1 1.2 Microcontroller Architectures 1
More informationNon-Volatile Memory Programming on the Agilent 3070
Non-Volatile Memory Programming on the Agilent 3070 Paul Montgomery Agilent Technologies Cleveland, Ohio paul_montgomery@agilent.com BACKGROUND The trend in non-volatile memory, like the general trend
More informationCompany Presentation
Company Presentation The Company Core business is to design, develop and market a wide range of professional systems dedicated to the manufacturing and testing of electronic boards. Highly skilled team
More informationWIZ-Embedded WebServer User s Manual (Ver. 1.0)
[텍스트 입력] WIZ-Embedded WebServer User s Manual (Ver. 1.0) 2007 WIZnet Inc. All Rights Reserved. For more information, visit our website at www.wiznet.co.kr Document History Information Revision Data Description
More informationUsing the Altera Serial Flash Loader Megafunction with the Quartus II Software
Using the Altera Flash Loader Megafunction with the Quartus II Software AN-370 Subscribe The Altera Flash Loader megafunction IP core is an in-system programming (ISP) solution for Altera serial configuration
More information4511 MODBUS RTU. Configuration Manual. HART transparent driver. No. 9107MCM100(1328)
4511 MODBUS RTU Configuration Manual HART transparent driver No. 9107MCM100(1328) 9107 CONTENTS Introduction... 3 Modbus basics... 3 Modbus RTU... 3 Supported Function Codes... 3 Modbus Parameters and
More informationEmbedded Software development Process and Tools: Lesson-4 Linking and Locating Software
Embedded Software development Process and Tools: Lesson-4 Linking and Locating Software 1 1. Linker 2 Linker Links the compiled codes of application software, object codes from library and OS kernel functions.
More informationPart Number Description Packages available
Features 3 digital I/O Serial Data output Connects directly to RF Modules Easy Enc / Dec Pairing Function Minimal External Components Required Performs all encoding/decoding of data for Reliable Operation.
More informationRemote PLC system using GSM network with application to home security system
PLC using GS with application to home security A. Alheraish, W. Alomar, and. Abu-Al-Ela Department of Electrical Engineering, King Saud University, Riyadh, Saudi Arabia PLC using GS Keywords Programmable
More informationComputer Automation Techniques. Arthur Carroll
Computer Automation Techniques Arthur Carroll 1 Three Types of Computers Micro-Controller Single Board Computer Desktop Computer 2 The Micro-Controller Small inexpensive DIP or surface mount chips Roughly
More informationAltera Error Message Register Unloader IP Core User Guide
2015.06.12 Altera Error Message Register Unloader IP Core User Guide UG-01162 Subscribe The Error Message Register (EMR) Unloader IP core (altera unloader) reads and stores data from the hardened error
More informationEthernetBlaster Communications Cable User Guide
EthernetBlaster Communications Cable User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 80 Document Version: 1.1 Document Date: July 2008 Copyright 2008 Altera Corporation.
More informationImplementing Voice Over Internet Protocol
Implementing Voice Over Internet Protocol September 2000, ver. 1.1 Application Note 128 Introduction This application note describes an example implementation of voice over Internet protocol (VOIP) functionality
More informationPOCKET SCOPE 2. The idea 2. Design criteria 3
POCKET SCOPE 2 The idea 2 Design criteria 3 Microcontroller requirements 3 The microcontroller must have speed. 3 The microcontroller must have RAM. 3 The microcontroller must have secure Flash. 3 The
More informationDigital Photo Bank / Portable HDD Pan Ocean E350 User Manual
Digital Photo Bank / Portable HDD Pan Ocean E350 User Manual Installing a hard disk 1. Power off the unit. 2. Remove the bottom cover from the unit by removing four screws. 3. Insert the 2.5 HDD to the
More informationMSITel provides real time telemetry up to 4.8 kbps (2xIridium modem) for balloons/experiments
The MSITel module family allows your ground console to be everywhere while balloon experiments run everywhere MSITel provides real time telemetry up to 4.8 kbps (2xIridium modem) for balloons/experiments
More informationThe modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements.
HARDWARE DESCRIPTION The modular concept of the MPA-3 system is designed to enable easy accommodation to a huge variety of experimental requirements. BASE MODULE GO LINE Digital I/O 8 Analog Out AUX 1
More informationInternal Memory (RAM and ROM) User Guide
Internal Memory (RAM and ROM) Internal Memory (RAM and ROM) 101 Innovation Drive San Jose, CA 95134 www.altera.com UG-01068-4.3 Feedback Subscribe 2013 Altera Corporation. All rights reserved. ALTERA,
More informationA 5 Degree Feedback Control Robotic Arm (Haptic Arm)
A 5 Degree Feedback Control Robotic Arm (Haptic Arm) 1 Prof. Sheetal Nirve, 2 Mr.Abhilash Patil, 3 Mr.Shailesh Patil, 4 Mr.Vishal Raut Abstract: Haptics is the science of applying touch sensation and control
More informationQuectel M72 Development Board
Quectel M95GSM/GPRS Module Quad Band Module supporting 850/900/1800/1900 MHz. Supports GPRS Multi-slot Class 12 with max of 85.6 kbps( uplink & downlink) speeds. Fax support with specs of Group 3, Class
More informationUSB-Blaster Download Cable User Guide
USB-Blaster Download Cable User Guide 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: 9.0 Document Version: 2.5 Document Date: April 2009 UG-USB81204-2.5 P25-10325-03 Copyright
More informationMicrocontroller Based Low Cost Portable PC Mouse and Keyboard Tester
Leonardo Journal of Sciences ISSN 1583-0233 Issue 20, January-June 2012 p. 31-36 Microcontroller Based Low Cost Portable PC Mouse and Keyboard Tester Ganesh Sunil NHIVEKAR *, and Ravidra Ramchandra MUDHOLKAR
More informationMAX+PLUS II. Introduction. Programmable Logic Development System & Software
MAX+PLUS II Programmable Logic Development System & Software January 1998, ver. 8 Data Sheet Introduction Ideally, a programmable logic design environment satisfies a large variety of design requirements:
More informationLab Experiment 1: The LPC 2148 Education Board
Lab Experiment 1: The LPC 2148 Education Board 1 Introduction The aim of this course ECE 425L is to help you understand and utilize the functionalities of ARM7TDMI LPC2148 microcontroller. To do that,
More information3. Programming the STM32F4-Discovery
1 3. Programming the STM32F4-Discovery The programming environment including the settings for compiling and programming are described. 3.1. Hardware - The programming interface A program for a microcontroller
More informationFondamenti su strumenti di sviluppo per microcontrollori PIC
Fondamenti su strumenti di sviluppo per microcontrollori PIC MPSIM ICE 2000 ICD 2 REAL ICE PICSTART Ad uso interno del corso Elettronica e Telecomunicazioni 1 2 MPLAB SIM /1 MPLAB SIM is a discrete-event
More informationAccurate Measurement of the Mains Electricity Frequency
Accurate Measurement of the Mains Electricity Frequency Dogan Ibrahim Near East University, Faculty of Engineering, Lefkosa, TRNC dogan@neu.edu.tr Abstract The frequency of the mains electricity supply
More informationThe I2C Bus. NXP Semiconductors: UM10204 I2C-bus specification and user manual. 14.10.2010 HAW - Arduino 1
The I2C Bus Introduction The I2C-bus is a de facto world standard that is now implemented in over 1000 different ICs manufactured by more than 50 companies. Additionally, the versatile I2C-bus is used
More informationDolphin In-Circuit programming Updating Firmware in the field
Dolphin In-Circuit programming Updating Firmware in the field 1 Introduction In systems e.g. gateways, where an external microcontroller is connected to a Dolphin based product like a TCM300 it might be
More informationEngineering Change Order (ECO) Support in Programmable Logic Design
White Paper Engineering Change Order (ECO) Support in Programmable Logic Design A major benefit of programmable logic is that it accommodates changes to the system specification late in the design cycle.
More informationKeyscan Hosted Services A C e n t r a l l y M a n a g e d A c c e s s C o n t r o l S o l u t i o n
Keyscan Hosted Services A C e n t r a l l y M a n a g e d A c c e s s C o n t r o l S o l u t i o n A convenient, new way Since the launch of Keyscan s Centrally Managed Access Control (CMAC), access control
More informationChapter 13. PIC Family Microcontroller
Chapter 13 PIC Family Microcontroller Lesson 01 PIC Characteristics and Examples PIC microcontroller characteristics Power-on reset Brown out reset Simplified instruction set High speed execution Up to
More informationSerial port interface for microcontroller embedded into integrated power meter
Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia
More informationRDF1. RF Receiver Decoder. Features. Applications. Description. Ordering Information. Part Number Description Packages available
RDF1 RF Receiver Decoder Features Complete FM Receiver and Decoder. Small Form Factor Range up to 200 Metres* Easy Learn Transmitter Feature. Learns 40 transmitter Switches 4 Digital and 1 Serial Data
More informationUsing Pre-Emphasis and Equalization with Stratix GX
Introduction White Paper Using Pre-Emphasis and Equalization with Stratix GX New high speed serial interfaces provide a major benefit to designers looking to provide greater data bandwidth across the backplanes
More informationisppac-powr1220at8 I 2 C Hardware Verification Utility User s Guide
November 2005 Introduction Application Note AN6067 The isppac -POWR1220AT8 device from Lattice is a full-featured second-generation Power Manager chip. As part of its feature set, this device supports
More informationSYMETRIX SOLUTIONS: TECH TIP August 2015
String Output Modules The purpose of this document is to provide an understanding of operation and configuration of the two different String Output modules available within SymNet Composer. The two different
More informationMethode Electronics. DM-317-XXXX 40 Gbps QSFP+ Passive Cable RoHS COMPLIANT. www.methode.com
DM-317-XXXX 40 Gbps QSFP+ Passive Cable RoHS COMPLIANT QSFP+ MSA compliant Hot-pluggable footprint Supports Digital Serial ID and User Memory Robust Die Cast Housing Small footprint to maximize port spacing
More informationUG103.8 APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS
APPLICATION DEVELOPMENT FUNDAMENTALS: TOOLS This document provides an overview of the toolchain used to develop, build, and deploy EmberZNet and Silicon Labs Thread applications, and discusses some additional
More informationIn-System Programming Design TM. Guidelines for ispjtag Devices. Introduction. Device-specific Connections. isplsi 1000EA Family.
In-System Design TM February 2002 Introduction In-system programming (ISP ) has often been billed as a direct replacement for configuring a device through a programmer. The idea that devices can simply
More informationImplementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller
Implementing a Digital Answering Machine with a High-Speed 8-Bit Microcontroller Zafar Ullah Senior Application Engineer Scenix Semiconductor Inc. Leo Petropoulos Application Manager Invox TEchnology 1.0
More informationFPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router*
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 6, No. 3, December 2009, 399-407 UDK: 004.738.5.057.4 FPGA Implementation of IP Packet Segmentation and Reassembly in Internet Router* Marko Carević 1,a,
More informationSP8 Programmers 硕 飞 科 技. User's Guide. TEL: 0755-8486 7757 FAX: 0755-8486 7941 WEB: www.sofi-tech.com
硕 飞 科 技 SP8 Programmers User's Guide SHENZHEN SOFI TECHNOLOGY CO.,LTD. TEL: 0755-8486 7757 FAX: 0755-8486 7941 WEB: www.sofi-tech.com Publication Release Date: August 2011 Revision A1 Contents Chapter
More informationAN-812 APPLICATION NOTE
AN- APPLICATION NOTE One Technology Way P.O. Box 90 Norwood, MA 00-90, U.S.A. Tel: 7.9.700 Fax: 7.. www.analog.com Microcontroller-Based Serial Port Interface (SPI ) Boot Circuit by Alfredo Barriga INTRODUCTION
More information1.1 Connection. 1.1.1 Direct COM port connection. 1. Half duplex RS232 spy cable without handshaking
POS function Marchen POS-DVR surveillance system is a professional surveillance integrated with POS system. By bringing video and POS transaction data together, the POS-DVR surveillance system provides
More informationIntel architecture. Platform Basics. White Paper Todd Langley Systems Engineer/ Architect Intel Corporation. September 2010
White Paper Todd Langley Systems Engineer/ Architect Intel Corporation Intel architecture Platform Basics September 2010 324377 Executive Summary Creating an Intel architecture design encompasses some
More informationWifi Web Server Module w TF Socket User s Guide
Wifi Web Server Module w TF Socket User s Guide 2004-2010 Sure Electronics Inc. MB-CM14117_Ver1.0 WIFI WEB SERVER MODULE W TF SOCKET USER S GUIDE Table of Contents Chapter 1. Overview...1 1.1 Overview...
More informationWhite Paper Understanding Metastability in FPGAs
White Paper Understanding Metastability in FPGAs This white paper describes metastability in FPGAs, why it happens, and how it can cause design failures. It explains how metastability MTBF is calculated,
More informationPowerPlay Power Analysis & Optimization Technology
Quartus II Software Questions & Answers Following are the most frequently asked questions about the new features in Altera s Quartus II design software. PowerPlay Power Analysis & Optimization Technology
More informationUser Manual. AS-Interface Programmer
AS-Interface Programmer Notice: RESTRICTIONS THE ZMD AS-INTERFACE PROGRAMMER HARDWARE AND ZMD AS-INTERFACE PROGRAMMER SOFTWARE IS DESIGNED FOR IC EVALUATION, LABORATORY SETUP AND MODULE DEVELOPMENT ONLY.
More information