A Mixed Time-Criticality SDRAM Controller

Size: px
Start display at page:

Download "A Mixed Time-Criticality SDRAM Controller"

Transcription

1 NEST COBRA CA4 A Mixed Time-Criticality SDRAM Controller MeAOW Sven Goossens, Benny Akesson, Kees Goossens

2 Mixed Time-Criticality 2/5 Embedded multi-core systems are getting more complex: Integrating more applications Applications get more complex (Functionality/Energy) ratio increases Driven by power, area and cost constraints Results in a mix of applications of different timecriticalities sharing hardware resources Firm real-time + Soft real-time = Mixed real-time The hardware can no longer be tailored for a specific time-criticality class

3 SDRAM Controllers 3/5 DRAM: Most commonly used off-chip memory resource Shared across FRT and SRT Performance metrics: bandwidth (throughput) and latency (response time) Difficult to bound performance: locality dependent Firm Real-Time Controllers Maximize worst-case performance Simple / analyzable command scheduler No attention for average-case performance Do not exploit locality across requests Soft Real-Time Controllers Maximize average-case performance Complex high performance command scheduler Guaranteeable performance is usually low Exploit locality as much as possible Mixed Real-Time Controllers: requirements For FRT: guarantee enough worst-case performance to satisfy requirements For SRT: maximizing the average-case performance How can locality be exploited by a MRT controller?

4 Outline 4/5 Introduction Firm Real-Time Performance Conservative Open-Page Policy Reconfigurable Controller Architecture Conclusions

5 Firm Real-Time Performance Our approach: do not schedule individual commands at run time, instead, use design-time computed command sequences called patterns, and schedule those. Select the right memory map / configuration for the mix of applications. 5/5 An example read pattern for a DDR3-8 in configuration (BI 2, BC 4): The number of Banks Interleaved (BI) in the access ACT 4 NOP RD 3 NOP RD 3 NOP RD 2 NOP ACT 3 3 RD RD RD NOP NOP 3 NOP RD 3 NOP RD Pattern length Each read command results in a burst data transfer. The number of burst per bank is called Burst Count (BC) Burst Length (BL): The number of words per read command. They are transferred in BL/2 clock cycles. Interface width (IW) Access Granularity (AG): Number of bytes read/written in a pattern: AG = BI BC BL IW (Gross) efficiency: fraction of time that the data bus is occupied in the worst-case The designer can choose the bank interleaving and burst count. Each configuration results in a different trade-off between bandwidth, latency and power Goossens, Kouters, Akesson, Goossens, Memory Map Selection for Firm Real-time SDRAM Controllers, Proc. DATE 22

6 Firm Real-Time Performance 6/ Bandwidth ( GB/s) b AG (GB/s) net ,64 2 2, 2,8 8 2,2 4 4, , 2,4 8,64 2,4 4,2 2 8,2 2,2 4, 4, , 8, 4, 8,64 2, 28MB_DDR MB_LPDDR2-8-S Power (W) 2,2 28MB_DDR2-8 28MB_DDR3-8 28MB_DDR2-8 2,4 Labels: BI,BC (BI is omitted) All memories in this graph run at 4MHz Pareto optimal points are connected Isolines denote energy efficiency in GB/J Peak bandwidth (.6GB/s) Power (W) Select the configuration based on the real-time requirements of the requestors, and their request sizes. 8,2 4,2 4, 8,

7 Outline 7/5 Introduction Firm Real-Time Performance Conservative Open-Page Policy Reconfigurable Controller Architecture Conclusions

8 Open vs. Close-Page Policy 8/5 Time ε A Read P A Read P A Read P A Read P A Read P Close-Page policy A Read Read Read P A Read P A Read Open-Page policy Request arrivals: Color indicates locality (and request origin) For the blue requestor the open-page policy: Increases the worst-case execution time Reduces the average-case execution time We would like to improve average case performance for SRT applications, without hurting the FRT guarantees

9 Conservative Open-Page Policy 9/5 Key idea: Do not precharge if next request is known to target the open row Precharge if next address is not known in time, or in case of a miss ε Time A Read P A Read P A Read P A Read P A Read P Close-Page policy Conservative Open- Page policy A Read Read P A Read P A Read P A Read P A Read Read Read P A Read P A Read Open-Page policy Request arrivals: Goossens, Akesson, Goossens, Conservative Open-Page Policy for Mixed Time-Criticality Memory Controllers, Proc. DATE 23

10 Starting point is a predictable memory pattern set, with a bypass in case of a page hit Use explicit precharges instead of auto-precharge flags Cmd: Bank: Conservative Open-Page Policy postpones the precharge as long as possible, to increase the hit-window in which we can decide to bypass the precharge and activate. (DDR3-6) ACT-to-ACT constraint = 38 cycles A N N N N N N N A N R N N N R N N N R N N N R N N N N N N N N N N N N N N N A N N N N /5 Hit window (4 cc) Next request Cmd: Bank: A N N N N N N N A N R N N N R N N N R N N N R N N N N N P N N N N N N N P N A N N N N Hit window (28 cc) PRE-to-ACT = Conservative Open-Page policy can be used in a MRT controller: Worst-case guarantees are equal to a close-page policy. Average-case performance is better, leading to lower execution times, lower average-case latencies. SRT applications can even benefit indirectly from the quicker service to FRT requests! The execution time reduction depends on the memory load of the application. Goossens, Akesson, Goossens, Conservative Open-Page Policy for Mixed Time-Criticality Memory Controllers, Proc. DATE 23

11 Outline /5 Introduction Firm Real-Time Performance Conservative Open-Page Policy Reconfigurable Controller Architecture Conclusions

12 Reconfigurable Back-end 2/5 SDRAM back-end Logical address Address generator row/col, bank Request type Offset Pattern selector Refresh timer Pattern LUT Command player Pattern base-address, length Pattern memory commands RAS, CAS WE, etc Address masks, shift-amounts Internal configuration bus Configuration data Patterns are reprogrammable at run time. Can support all devices supported by the PHY (all DDR3 devices) Different pattern different worst-case bandwidth, latency and power trade-off. Allows different trade-off per use case. Goossens, Kuijsten, Akesson, Goossens, A Reconfigurable Real-Time SDRAM Controller for Mixed Time-Criticality Systems, Proc. CODES+ISSS 23

13 SDRAM PHY Resource Bus Reconfigurable Controller Architecture 3/5 Resource front-end Memory client Memory client 2 Atomizer Atomizer Width Converter Width Converter Req./Resp. queue Req./Resp. queue SDRAM back-end TDM Arbiter Configuration Bus Configuration data Run-time reconfiguration infrastructure (memory mapped) Reconfigurable TDM arbiter (predictable and composable during reconfiguration) Reconfigurable back-end Implemented in SystemC, and on a ML65 Virtex-6 development board from Xilinx 2-port instance: 3754 registers, 9543 LUTs and BRAM 4-port instance: 2265 registers, 46 LUTs and BRAM (Most registers are used in the req./resp. queue, that contain 256 bytes / port) Goossens, Kuijsten, Akesson, Goossens, A Reconfigurable Real-Time SDRAM Controller for Mixed Time-Criticality Systems, Proc. CODES+ISSS 23

14 Outline 4/5 Introduction Firm Real-Time Performance Conservative Open-Page Policy Reconfigurable Controller Architecture Conclusions

15 Conclusions 5/5 Mixed-time criticality controllers should focus on: For FRT: guarantee enough worst-case performance to satisfy requirements For SRT: maximizing the average-case performance Choosing the right memory map / pattern configuration for the mix of applications: Trade-offs exist between worst-case bandwidth, latency and power Select the configuration that satisfies the firm real-time requirements Using a conservative open-page policy, some of the locality across requests can be exploited: Decrease the gap between worst-case performance and average-case performance Reduce average case latency and thus average case execution time For soft real-time applications Reconfigurable architecture allows changing the memory map / configuration at run-time: Select the right trade-off per use-case Leads to other interesting challenges (see CODES23 paper on predictable reconfiguration)

16 6/6 For further information / a broader perspective: 5-tile compsoc platform: Sven Goossens Benny Akesson Kees Goossens Referred papers: Electronic Systems Group Electrical Engineering Faculty Eindhoven University of Technology

Computer Architecture

Computer Architecture Computer Architecture Random Access Memory Technologies 2015. április 2. Budapest Gábor Horváth associate professor BUTE Dept. Of Networked Systems and Services ghorvath@hit.bme.hu 2 Storing data Possible

More information

Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems

Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems Coupling TDM NoC and DRAM Controller for Cost and Performance Optimization of Real-Time Systems Manil Dev Gomony, Benny Akesson, and Kees Goossens Eindhoven University of Technology, The Netherlands Czech

More information

Highlights of the High- Bandwidth Memory (HBM) Standard

Highlights of the High- Bandwidth Memory (HBM) Standard Highlights of the High- Bandwidth Memory (HBM) Standard Mike O Connor Sr. Research Scientist What is High-Bandwidth Memory (HBM)? Memory standard designed for needs of future GPU and HPC systems: Exploit

More information

CompSOC: a Mixed-Criticality Multi-MOC Execution Platform

CompSOC: a Mixed-Criticality Multi-MOC Execution Platform Eindhoven University of Technology 1 CompSOC: a Mixed-Criticality Multi-MOC Execution Platform Kees Goossens and the CompSOC team at TUE and TUD Kees Goossens

More information

LogiCORE IP AXI Performance Monitor v2.00.a

LogiCORE IP AXI Performance Monitor v2.00.a LogiCORE IP AXI Performance Monitor v2.00.a Product Guide Table of Contents IP Facts Chapter 1: Overview Target Technology................................................................. 9 Applications......................................................................

More information

Table 1 SDR to DDR Quick Reference

Table 1 SDR to DDR Quick Reference TECHNICAL NOTE TN-6-05 GENERAL DDR SDRAM FUNCTIONALITY INTRODUCTION The migration from single rate synchronous DRAM (SDR) to double rate synchronous DRAM (DDR) memory is upon us. Although there are many

More information

Table 1: Address Table

Table 1: Address Table DDR SDRAM DIMM D32PB12C 512MB D32PB1GJ 1GB For the latest data sheet, please visit the Super Talent Electronics web site: www.supertalentmemory.com Features 184-pin, dual in-line memory module (DIMM) Fast

More information

Technical Note DDR2 Offers New Features and Functionality

Technical Note DDR2 Offers New Features and Functionality Technical Note DDR2 Offers New Features and Functionality TN-47-2 DDR2 Offers New Features/Functionality Introduction Introduction DDR2 SDRAM introduces features and functions that go beyond the DDR SDRAM

More information

Challenges for Worst-case Execution Time Analysis of Multi-core Architectures

Challenges for Worst-case Execution Time Analysis of Multi-core Architectures Challenges for Worst-case Execution Time Analysis of Multi-core Architectures Jan Reineke @ saarland university computer science Intel, Braunschweig April 29, 2013 The Context: Hard Real-Time Systems Safety-critical

More information

Optimizing Configuration and Application Mapping for MPSoC Architectures

Optimizing Configuration and Application Mapping for MPSoC Architectures Optimizing Configuration and Application Mapping for MPSoC Architectures École Polytechnique de Montréal, Canada Email : Sebastien.Le-Beux@polymtl.ca 1 Multi-Processor Systems on Chip (MPSoC) Design Trends

More information

Main Memory Background

Main Memory Background ECE 554 Computer Architecture Lecture 5 Main Memory Spring 2013 Sudeep Pasricha Department of Electrical and Computer Engineering Colorado State University Pasricha; portions: Kubiatowicz, Patterson, Mutlu,

More information

AXI Performance Monitor v5.0

AXI Performance Monitor v5.0 AXI Performance Monitor v5.0 LogiCORE IP Product Guide Vivado Design Suite Table of Contents IP Facts Chapter 1: Overview Advanced Mode...................................................................

More information

A case study of mobile SoC architecture design based on transaction-level modeling

A case study of mobile SoC architecture design based on transaction-level modeling A case study of mobile SoC architecture design based on transaction-level modeling Eui-Young Chung School of Electrical & Electronic Eng. Yonsei University 1 EUI-YOUNG(EY) CHUNG, EY CHUNG Outline Introduction

More information

Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM

Technical Note. Initialization Sequence for DDR SDRAM. Introduction. Initializing DDR SDRAM TN-46-8: Initialization Sequence for DDR SDRAM Introduction Technical Note Initialization Sequence for DDR SDRAM Introduction The double data rate DDR synchronous dynamic random access memory SDRAM device

More information

Memory Hierarchy. Arquitectura de Computadoras. Centro de Investigación n y de Estudios Avanzados del IPN. adiaz@cinvestav.mx. MemoryHierarchy- 1

Memory Hierarchy. Arquitectura de Computadoras. Centro de Investigación n y de Estudios Avanzados del IPN. adiaz@cinvestav.mx. MemoryHierarchy- 1 Hierarchy Arturo Díaz D PérezP Centro de Investigación n y de Estudios Avanzados del IPN adiaz@cinvestav.mx Hierarchy- 1 The Big Picture: Where are We Now? The Five Classic Components of a Computer Processor

More information

Motivation: Smartphone Market

Motivation: Smartphone Market Motivation: Smartphone Market Smartphone Systems External Display Device Display Smartphone Systems Smartphone-like system Main Camera Front-facing Camera Central Processing Unit Device Display Graphics

More information

User s Manual HOW TO USE DDR SDRAM

User s Manual HOW TO USE DDR SDRAM User s Manual HOW TO USE DDR SDRAM Document No. E0234E30 (Ver.3.0) Date Published April 2002 (K) Japan URL: http://www.elpida.com Elpida Memory, Inc. 2002 INTRODUCTION This manual is intended for users

More information

FPGA-based Multithreading for In-Memory Hash Joins

FPGA-based Multithreading for In-Memory Hash Joins FPGA-based Multithreading for In-Memory Hash Joins Robert J. Halstead, Ildar Absalyamov, Walid A. Najjar, Vassilis J. Tsotras University of California, Riverside Outline Background What are FPGAs Multithreaded

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

Memory - DDR1, DDR2, and DDR3. Brought to you by please visit our site!

Memory - DDR1, DDR2, and DDR3. Brought to you by  please visit our site! Memory - DDR1, DDR2, and DDR3 Brought to you by http://www.rmroberts.com please visit our site! DDR1 Double Data Rate-SDRAM, or simply DDR1, was designed to replace SDRAM. DDR1 was originally referred

More information

Implementation of DDR SDRAM Controller using Verilog HDL

Implementation of DDR SDRAM Controller using Verilog HDL IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 10, Issue 2, Ver. III (Mar - Apr.2015), PP 69-74 www.iosrjournals.org Implementation of

More information

DDR3 DIMM Slot Interposer

DDR3 DIMM Slot Interposer DDR3 DIMM Slot Interposer DDR3-1867 Digital Validation High Speed DDR3 Digital Validation Passive 240-pin DIMM Slot Interposer Custom Designed for Agilent Logic Analyzers Compatible with Agilent Software

More information

How to Perform Real-Time Processing on the Raspberry Pi. Steven Doran SCALE 13X

How to Perform Real-Time Processing on the Raspberry Pi. Steven Doran SCALE 13X How to Perform Real-Time Processing on the Raspberry Pi Steven Doran SCALE 13X Outline What is Real-Time? What is the Raspberry Pi? Can the Raspberry Pi handle Real-Time (And why would you want to? Why

More information

Disk Storage Shortfall

Disk Storage Shortfall Understanding the root cause of the I/O bottleneck November 2010 2 Introduction Many data centers have performance bottlenecks that impact application performance and service delivery to users. These bottlenecks

More information

PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation

PRET DRAM Controller: Bank Privatization for Predictability and Temporal Isolation PRET DRM Controller: Bank Privatization for Predictability and Temporal Isolation ungjun Kim Columbia University Edward. Lee UC Berkeley Isaac Liu UC Berkeley Hiren D. Patel University of Waterloo Jan

More information

Networking Virtualization Using FPGAs

Networking Virtualization Using FPGAs Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Massachusetts,

More information

How Solace Message Routers Reduce the Cost of IT Infrastructure

How Solace Message Routers Reduce the Cost of IT Infrastructure How Message Routers Reduce the Cost of IT Infrastructure This paper explains how s innovative solution can significantly reduce the total cost of ownership of your messaging middleware platform and IT

More information

Lecture 36: Chapter 6

Lecture 36: Chapter 6 Lecture 36: Chapter 6 Today s topic RAID 1 RAID Redundant Array of Inexpensive (Independent) Disks Use multiple smaller disks (c.f. one large disk) Parallelism improves performance Plus extra disk(s) for

More information

3.11.5.5 DDR2 Specific SDRAM Functions

3.11.5.5 DDR2 Specific SDRAM Functions JEDEC Standard No. 2-C Page..5.5..5.5 DDR2 Specific SDRAM Functions DDR2 SDRAM EMRS2 and EMRS For DDR2 SDRAMs, both bits BA and BA must be decoded for Mode/Extended Mode Register Set commands. Users must

More information

trend: embedded systems 3

trend: embedded systems 3 Eindhoven University of Technology 1 CompSOC: A Predictable and Composable Multicore System Kees Goossens The CompSOC team Kees Goossens Group Electrical

More information

RAID. RAID 0 No redundancy ( AID?) Just stripe data over multiple disks But it does improve performance. Chapter 6 Storage and Other I/O Topics 29

RAID. RAID 0 No redundancy ( AID?) Just stripe data over multiple disks But it does improve performance. Chapter 6 Storage and Other I/O Topics 29 RAID Redundant Array of Inexpensive (Independent) Disks Use multiple smaller disks (c.f. one large disk) Parallelism improves performance Plus extra disk(s) for redundant data storage Provides fault tolerant

More information

Achieving High Performance DDR3 Data Rates

Achieving High Performance DDR3 Data Rates WP383 (v1.2) August 29, 2013 Achieving High Performance DDR3 Data Rates By: Adrian Cosoroaba Programmable devices frequently require an external memory interface to buffer data that exceeds the capacity

More information

Dynamic Random Access Memory:

Dynamic Random Access Memory: Dynamic Random Access Memory: Dynamic random access memory (DRAM) is a type of random access memory that stores each bit of data in a separate capacitor within an integrated circuit. Since real capacitors

More information

DRAM Standards DDR2 vs. DDR3 vs. DDR4

DRAM Standards DDR2 vs. DDR3 vs. DDR4 DRAM Standards DDR2 vs. DDR3 vs. DDR4 Disclaimer The following document was generated by a quick screening of old documents and current specifications. Not all of the old data was checked to be still valid

More information

Multi-Threading Performance on Commodity Multi-Core Processors

Multi-Threading Performance on Commodity Multi-Core Processors Multi-Threading Performance on Commodity Multi-Core Processors Jie Chen and William Watson III Scientific Computing Group Jefferson Lab 12000 Jefferson Ave. Newport News, VA 23606 Organization Introduction

More information

A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM).

A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM). Memory-System Design A processor needs to retrieve instructions and data from memory, and store results into memory. We call this memory Random Access Memory (RAM). Processor Instructions Data Memory (RAM)

More information

System Performance Analysis of an All Programmable SoC

System Performance Analysis of an All Programmable SoC XAPP1219 (v1.1) November 5, 2015 Application Note: Zynq-7000 AP SoC System Performance Analysis of an All Programmable SoC Author: Forrest Pickett Summary This application note educates users on the evaluation,

More information

Intel 965 Express Chipset Family Memory Technology and Configuration Guide

Intel 965 Express Chipset Family Memory Technology and Configuration Guide Intel 965 Express Chipset Family Memory Technology and Configuration Guide White Paper - For the Intel 82Q965, 82Q963, 82G965 Graphics and Memory Controller Hub (GMCH) and Intel 82P965 Memory Controller

More information

Technical Note FBDIMM Channel Utilization (Bandwidth and Power)

Technical Note FBDIMM Channel Utilization (Bandwidth and Power) Introduction Technical Note Channel Utilization (Bandwidth and Power) Introduction Memory architectures are shifting from stub bus technology to high-speed linking. The traditional stub bus works well

More information

OpenSPARC T1 Processor

OpenSPARC T1 Processor OpenSPARC T1 Processor The OpenSPARC T1 processor is the first chip multiprocessor that fully implements the Sun Throughput Computing Initiative. Each of the eight SPARC processor cores has full hardware

More information

The Leader in Memory Technology

The Leader in Memory Technology DDR SDRAM s 2 ; Basic DDR SDRAM operations 1. DDR SDRAM application notes available from Samsung - App. note 1 : Key features and points for memory controller designers ; Explains key features of DDR SDRAM

More information

Chapter 6 The Memory System. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 6 The Memory System. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Chapter 6 The Memory System Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan Outline Basic Concepts Semiconductor Random Access Memories Read Only Memories Speed,

More information

Optimized mapping of pixels into memory for H.264/AVC decoding

Optimized mapping of pixels into memory for H.264/AVC decoding Optimized mapping of pixels into memory for H.264/AVC decoding Youhui Zhang a), Yuejian Xie, and Weimin Zheng Department of Computer Science and Technology, Tsinghua University, Beijng, 100084, China.

More information

DIMM Technologies DIMM (dual inline memory module) Has independent pins on opposite sides of module

DIMM Technologies DIMM (dual inline memory module) Has independent pins on opposite sides of module 1 2 3 4 5 6 7 8 9 A+ Guide to Hardware, 4e Chapter 6 Upgrading Memory Objectives Learn about the different kinds of physical memory and how they work Learn how to upgrade memory Learn how to troubleshoot

More information

Exploiting Remote Memory Operations to Design Efficient Reconfiguration for Shared Data-Centers over InfiniBand

Exploiting Remote Memory Operations to Design Efficient Reconfiguration for Shared Data-Centers over InfiniBand Exploiting Remote Memory Operations to Design Efficient Reconfiguration for Shared Data-Centers over InfiniBand P. Balaji, K. Vaidyanathan, S. Narravula, K. Savitha, H. W. Jin D. K. Panda Network Based

More information

A Reconfigurable and Programmable Gigabit Ethernet Network Interface Card

A Reconfigurable and Programmable Gigabit Ethernet Network Interface Card Rice University Department of Electrical and Computer Engineering Technical Report TREE0611 1 A Reconfigurable and Programmable Gigabit Ethernet Network Interface Card Jeffrey Shafer and Scott Rixner Rice

More information

Andrey Filippov, Ph.D Elphel, Inc.

Andrey Filippov, Ph.D Elphel, Inc. Free Hardware Implementation of Ogg Theora Video Encoder Andrey Filippov, Ph.D Elphel, Inc. Background Started as a system based on embedded Linux, Elphel cameras dramatically increased performance by

More information

Design of a Video Game

Design of a Video Game Tallinn University of Technology Dept. of Computer Engineering Chair of Digital Systems Design Design of a Video Game Project in IAY0070 HW/SW Co-design Anti Sullin 020633 IASM-21 04.2006 Project supervisor:

More information

AMD Opteron Quad-Core

AMD Opteron Quad-Core AMD Opteron Quad-Core a brief overview Daniele Magliozzi Politecnico di Milano Opteron Memory Architecture native quad-core design (four cores on a single die for more efficient data sharing) enhanced

More information

FORWARDING of Internet Protocol (IP) packets is the primary. Scalable IP Lookup for Internet Routers

FORWARDING of Internet Protocol (IP) packets is the primary. Scalable IP Lookup for Internet Routers Scalable IP Lookup for Internet Routers David E. Taylor, Jonathan S. Turner, John W. Lockwood, Todd S. Sproull, David B. Parlour Abstract IP address lookup is a central processing function of Internet

More information

Bandwidth Calculations for SA-1100 Processor LCD Displays

Bandwidth Calculations for SA-1100 Processor LCD Displays Bandwidth Calculations for SA-1100 Processor LCD Displays Application Note February 1999 Order Number: 278270-001 Information in this document is provided in connection with Intel products. No license,

More information

DDR4 Memory Technology on HP Z Workstations

DDR4 Memory Technology on HP Z Workstations Technical white paper DDR4 Memory Technology on HP Z Workstations DDR4 is the latest memory technology available for main memory on mobile, desktops, workstations, and server computers. DDR stands for

More information

1. Memory technology & Hierarchy

1. Memory technology & Hierarchy 1. Memory technology & Hierarchy RAM types Advances in Computer Architecture Andy D. Pimentel Memory wall Memory wall = divergence between CPU and RAM speed We can increase bandwidth by introducing concurrency

More information

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy Tuning DDR4 for Power and Performance Mike Micheletti Product Manager Teledyne LeCroy Agenda Introduction DDR4 Technology Expanded role of MRS Power Features Examined Reliability Features Examined Performance

More information

DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB

DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB DDR3 SDRAM UDIMM MT8JTF12864A 1GB MT8JTF25664A 2GB 1GB, 2GB (x64, SR) 240-Pin DDR3 SDRAM UDIMM Features For component data sheets, refer to Micron s Web site: www.micron.com Features DDR3 functionality

More information

Designing Predictable Multicore Architectures for Avionics and Automotive Systems extended abstract

Designing Predictable Multicore Architectures for Avionics and Automotive Systems extended abstract Designing Predictable Multicore Architectures for Avionics and Automotive Systems extended abstract Reinhard Wilhelm, Christian Ferdinand, Christoph Cullmann, Daniel Grund, Jan Reineke, Benôit Triquet

More information

SDRAM DDR3 512MX8 ½ Density Device Technical Note

SDRAM DDR3 512MX8 ½ Density Device Technical Note SDRAM DDR3 512MX8 ½ Density Device Technical Note Introduction This technical note provides an overview of how the PRN256M8V70SG8RAF-15E DDR3 SDRAM device is configured and tested as a 2Gb device. This

More information

Measuring Cache and Memory Latency and CPU to Memory Bandwidth

Measuring Cache and Memory Latency and CPU to Memory Bandwidth White Paper Joshua Ruggiero Computer Systems Engineer Intel Corporation Measuring Cache and Memory Latency and CPU to Memory Bandwidth For use with Intel Architecture December 2008 1 321074 Executive Summary

More information

CHAPTER. Monitoring and Diagnosing

CHAPTER. Monitoring and Diagnosing CHAPTER 20. This chapter provides details about using the Diagnostics & Monitoring system available through ShoreTel Director. It contains the following information: Overview... 661 Architecture... 661

More information

CHAPTER 5 FINITE STATE MACHINE FOR LOOKUP ENGINE

CHAPTER 5 FINITE STATE MACHINE FOR LOOKUP ENGINE CHAPTER 5 71 FINITE STATE MACHINE FOR LOOKUP ENGINE 5.1 INTRODUCTION Finite State Machines (FSMs) are important components of digital systems. Therefore, techniques for area efficiency and fast implementation

More information

Operating systems for embedded systems. Embedded Operating Systems

Operating systems for embedded systems. Embedded Operating Systems Operating systems for embedded systems Embedded operating systems How do they differ from desktop operating systems? Programming model Process-based Event-based How is concurrency handled? How are resource

More information

System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1

System Interconnect Architectures. Goals and Analysis. Network Properties and Routing. Terminology - 2. Terminology - 1 System Interconnect Architectures CSCI 8150 Advanced Computer Architecture Hwang, Chapter 2 Program and Network Properties 2.4 System Interconnect Architectures Direct networks for static connections Indirect

More information

8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15

8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15 8-ch RAID0 Design by using SATA Host IP Manual Rev1.0 9-Jun-15 1 Overview RAID0 system uses multiple storages to extend total storage capacity and increase write/read performance to be N times. Assumed

More information

Memory ICS 233. Computer Architecture and Assembly Language Prof. Muhamed Mudawar

Memory ICS 233. Computer Architecture and Assembly Language Prof. Muhamed Mudawar Memory ICS 233 Computer Architecture and Assembly Language Prof. Muhamed Mudawar College of Computer Sciences and Engineering King Fahd University of Petroleum and Minerals Presentation Outline Random

More information

Amadeus SAS Specialists Prove Fusion iomemory a Superior Analysis Accelerator

Amadeus SAS Specialists Prove Fusion iomemory a Superior Analysis Accelerator WHITE PAPER Amadeus SAS Specialists Prove Fusion iomemory a Superior Analysis Accelerator 951 SanDisk Drive, Milpitas, CA 95035 www.sandisk.com SAS 9 Preferred Implementation Partner tests a single Fusion

More information

HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads

HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads HP ProLiant Gen8 vs Gen9 Server Blades on Data Warehouse Workloads Gen9 Servers give more performance per dollar for your investment. Executive Summary Information Technology (IT) organizations face increasing

More information

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS

SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS SOLVING HIGH-SPEED MEMORY INTERFACE CHALLENGES WITH LOW-COST FPGAS A Lattice Semiconductor White Paper May 2005 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503)

More information

Computer Systems Structure Main Memory Organization

Computer Systems Structure Main Memory Organization Computer Systems Structure Main Memory Organization Peripherals Computer Central Processing Unit Main Memory Computer Systems Interconnection Communication lines Input Output Ward 1 Ward 2 Storage/Memory

More information

GPU System Architecture. Alan Gray EPCC The University of Edinburgh

GPU System Architecture. Alan Gray EPCC The University of Edinburgh GPU System Architecture EPCC The University of Edinburgh Outline Why do we want/need accelerators such as GPUs? GPU-CPU comparison Architectural reasons for GPU performance advantages GPU accelerated systems

More information

GR2DR4B-EXXX/YYY/LP 1GB & 2GB DDR2 REGISTERED DIMMs (LOW PROFILE)

GR2DR4B-EXXX/YYY/LP 1GB & 2GB DDR2 REGISTERED DIMMs (LOW PROFILE) GENERAL DESCRIPTION The Gigaram is a 128M/256M bit x 72 DDDR2 SDRAM high density JEDEC standard ECC Registered memory module. The Gigaram consists of eighteen CMOS 128MX4 DDR2 for 1GB and thirty-six CMOS

More information

Open Flow Controller and Switch Datasheet

Open Flow Controller and Switch Datasheet Open Flow Controller and Switch Datasheet California State University Chico Alan Braithwaite Spring 2013 Block Diagram Figure 1. High Level Block Diagram The project will consist of a network development

More information

AN 223: PCI-to-DDR SDRAM Reference Design

AN 223: PCI-to-DDR SDRAM Reference Design AN 223: PCI-to-DDR SDRAM Reference Design May 2003, ver. 1.0 Application Note 223 Introduction The Altera PCI-to-DDR SDRAM reference design, which you can download to the Stratix PCI development board,

More information

Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck

Sockets vs. RDMA Interface over 10-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Sockets vs. RDMA Interface over 1-Gigabit Networks: An In-depth Analysis of the Memory Traffic Bottleneck Pavan Balaji Hemal V. Shah D. K. Panda Network Based Computing Lab Computer Science and Engineering

More information

Real Time Programming: Concepts

Real Time Programming: Concepts Real Time Programming: Concepts Radek Pelánek Plan at first we will study basic concepts related to real time programming then we will have a look at specific programming languages and study how they realize

More information

Optimising the resource utilisation in high-speed network intrusion detection systems.

Optimising the resource utilisation in high-speed network intrusion detection systems. Optimising the resource utilisation in high-speed network intrusion detection systems. Gerald Tripp www.kent.ac.uk Network intrusion detection Network intrusion detection systems are provided to detect

More information

C-GEP 100 Monitoring application user manual

C-GEP 100 Monitoring application user manual C-GEP 100 Monitoring application user manual 1 Introduction: C-GEP is a very versatile platform for network monitoring applications. The ever growing need for network bandwith like HD video streaming and

More information

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor

Von der Hardware zur Software in FPGAs mit Embedded Prozessoren. Alexander Hahn Senior Field Application Engineer Lattice Semiconductor Von der Hardware zur Software in FPGAs mit Embedded Prozessoren Alexander Hahn Senior Field Application Engineer Lattice Semiconductor AGENDA Overview Mico32 Embedded Processor Development Tool Chain HW/SW

More information

Summer of LabVIEW The Sunny Side of System Design

Summer of LabVIEW The Sunny Side of System Design Summer of LabVIEW The Sunny Side of System Design 30th June - 18th July 1 Real Time Spectrum Monitoring and Signal Intelligence Abhay Samant Section Manager RF and PXI Aerospace and Defence National Instruments

More information

V58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164)

V58C2512(804/404/164)SB HIGH PERFORMANCE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 (804) 4 BANKS X 32Mbit X 4 (404) 4 BANKS X 8Mbit X 16 (164) V58C2512804/404/164SB HIGH PERFORMAE 512 Mbit DDR SDRAM 4 BANKS X 16Mbit X 8 804 4 BANKS X 32Mbit X 4 404 4 BANKS X 8Mbit X 16 164 5 6 75 DDR400 DDR333 DDR266 Clock Cycle Time t CK2.5 6ns 6ns 7.5ns Clock

More information

e MMC v4.41 and v4.5 Functions and Features Victor Tsai Micron Technology, Inc.

e MMC v4.41 and v4.5 Functions and Features Victor Tsai Micron Technology, Inc. e MMC v4.41 and v4.5 Architecture for High Speed Functions and Features Victor Tsai Micron Technology, Inc. Flash Forward @ CES 2011 e MMC Market Trend e MMC Versions Agenda e MMC v4.41 New Features for

More information

Real-Time Operating Systems for MPSoCs

Real-Time Operating Systems for MPSoCs Real-Time Operating Systems for MPSoCs Hiroyuki Tomiyama Graduate School of Information Science Nagoya University http://member.acm.org/~hiroyuki MPSoC 2009 1 Contributors Hiroaki Takada Director and Professor

More information

Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging

Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging Achieving Nanosecond Latency Between Applications with IPC Shared Memory Messaging In some markets and scenarios where competitive advantage is all about speed, speed is measured in micro- and even nano-seconds.

More information

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines

Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Reconfigurable Architecture Requirements for Co-Designed Virtual Machines Kenneth B. Kent University of New Brunswick Faculty of Computer Science Fredericton, New Brunswick, Canada ken@unb.ca Micaela Serra

More information

An Interconnection Network for a Cache Coherent System on FPGAs. Vincent Mirian

An Interconnection Network for a Cache Coherent System on FPGAs. Vincent Mirian An Interconnection Network for a Cache Coherent System on FPGAs by Vincent Mirian A thesis submitted in conformity with the requirements for the degree of Master of Applied Science Graduate Department

More information

Seeking Opportunities for Hardware Acceleration in Big Data Analytics

Seeking Opportunities for Hardware Acceleration in Big Data Analytics Seeking Opportunities for Hardware Acceleration in Big Data Analytics Paul Chow High-Performance Reconfigurable Computing Group Department of Electrical and Computer Engineering University of Toronto Who

More information

Serial port interface for microcontroller embedded into integrated power meter

Serial port interface for microcontroller embedded into integrated power meter Serial port interface for microcontroller embedded into integrated power meter Mr. Borisav Jovanović, Prof. dr. Predrag Petković, Prof. dr. Milunka Damnjanović, Faculty of Electronic Engineering Nis, Serbia

More information

NetFlow probe on NetFPGA

NetFlow probe on NetFPGA Verze #1.00, 2008-12-12 NetFlow probe on NetFPGA Introduction With ever-growing volume of data being transferred over the Internet, the need for reliable monitoring becomes more urgent. Monitoring devices

More information

Strategies. Addressing and Routing

Strategies. Addressing and Routing Strategies Circuit switching: carry bit streams original telephone network Packet switching: store-and-forward messages Internet Spring 2007 CSE 30264 14 Addressing and Routing Address: byte-string that

More information

Virtualisation in NOCs for enhanced MPSOC robustness and performance verification. overview 1

Virtualisation in NOCs for enhanced MPSOC robustness and performance verification. overview 1 Virtualisation in NOCs for enhanced POC robustness and performance verification Electronic ystems Group Electrical Engineering Faculty overview 1 context

More information

GigE Vision for Real-time Machine Vision

GigE Vision for Real-time Machine Vision GigE Vision for Real-time Machine Vision Eric Carey R&D Director DALSA November 9 th, 2010 Agenda 1. GigE Vision Standard 2. Real-time Imaging with GigE Vision 3. Experimental Evidence 4. Analysis Camera

More information

What is LOG Storm and what is it useful for?

What is LOG Storm and what is it useful for? What is LOG Storm and what is it useful for? LOG Storm is a high-speed digital data logger used for recording and analyzing the activity from embedded electronic systems digital bus and data lines. It

More information

FS1140 & FS1141 DDR Protocol Checking & Performance Tool. FuturePlus Systems. Power Tools For Bus Analysis

FS1140 & FS1141 DDR Protocol Checking & Performance Tool. FuturePlus Systems. Power Tools For Bus Analysis FS1140 & FS1141 DDR Protocol Checking & Performance Tool FuturePlus Systems Power Tools For Bus Analysis Overview The FS1140 & FS1141 are new DDR Protocol Checking and Performance Tools that work in conjunction

More information

Performance Analysis of Web based Applications on Single and Multi Core Servers

Performance Analysis of Web based Applications on Single and Multi Core Servers Performance Analysis of Web based Applications on Single and Multi Core Servers Gitika Khare, Diptikant Pathy, Alpana Rajan, Alok Jain, Anil Rawat Raja Ramanna Centre for Advanced Technology Department

More information

Memory technology evolution: an overview of system memory technologies

Memory technology evolution: an overview of system memory technologies Memory technology evolution: an overview of system memory technologies Technology brief, 9 th edition Introduction... 2 Basic DRAM operation... 2 DRAM storage density and power consumption... 4 Memory

More information

Memory Module Specifications KVR667D2D4F5/4G. 4GB 512M x 72-Bit PC2-5300 CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS

Memory Module Specifications KVR667D2D4F5/4G. 4GB 512M x 72-Bit PC2-5300 CL5 ECC 240-Pin FBDIMM DESCRIPTION SPECIFICATIONS Memory Module Specifications KVR667DD4F5/4G 4GB 5M x 7-Bit PC-5300 CL5 ECC 40- FBDIMM DESCRIPTION This document describes s 4GB (5M x 7-bit) PC-5300 CL5 SDRAM (Synchronous DRAM) fully buffered ECC dual

More information

1. Introduction to Embedded System Design

1. Introduction to Embedded System Design 1. Introduction to Embedded System Design Lothar Thiele ETH Zurich, Switzerland 1-1 Contents of Lectures (Lothar Thiele) 1. Introduction to Embedded System Design 2. Software for Embedded Systems 3. Real-Time

More information

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy

Tuning DDR4 for Power and Performance. Mike Micheletti Product Manager Teledyne LeCroy Tuning DDR4 for Power and Performance Mike Micheletti Product Manager Teledyne LeCroy Agenda Introduction DDR4 Technology Expanded role of MRS Power Features Examined Reliability Features Examined Performance

More information

The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 550):

The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 550): Review From 550 The Memory Hierarchy & Cache Review of Memory Hierarchy & Cache Basics (from 550): Motivation for The Memory Hierarchy: CPU/Memory Performance Gap The Principle Of Locality Cache Basics:

More information

Better Digital Signal Processing Performance; Lower Costs With Innovative IntervalZero RTX Real-time Platform

Better Digital Signal Processing Performance; Lower Costs With Innovative IntervalZero RTX Real-time Platform White Paper Better Digital Signal Performance; Lower Costs With Innovative IntervalZero RTX Real-time Platform I. Overview Digital Signal Processors (s) have specialized architectures that are optimized

More information

A low-cost, connection aware, load-balancing solution for distributing Gigabit Ethernet traffic between two intrusion detection systems

A low-cost, connection aware, load-balancing solution for distributing Gigabit Ethernet traffic between two intrusion detection systems Iowa State University Digital Repository @ Iowa State University Graduate Theses and Dissertations Graduate College 2010 A low-cost, connection aware, load-balancing solution for distributing Gigabit Ethernet

More information