N-channel 500 V, 0.23 Ω, 20 A SuperMESH Power MOSFET Zener-protected in TO-247 package P W. Order code Marking Package Packaging

Transcription

1 Features N-channel 500 V, 0.23 Ω, 20 SuperMESH Power MOSFET Zener-protected in TO-247 package Datasheet production data Order code V DSS R DS(on) max I D P W STW20NK50Z 500 V < 0.27 Ω W Extremely high dv/dt capability 100% avalanche tested Gate charge minimized Very low intrinsic capacitance TO pplication Switching applications Description This device is an N-channel Zener-protected Power MOSFET developed using STMicroelectronics SuperMESH technology, achieved through optimization of ST s well established strip-based PowerMESH layout. In addition to a significant reduction in onresistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications. Figure 1. Internal schematic diagram D(2) G(1) S(3) M01476v1 Table 1. Device summary Order code Marking Package Packaging STW20NK50Z W20NK50Z TO-247 Tube pril 2012 Doc ID Rev 1 1/12 This is information on a product in full production. 12

2 Contents STW20NK50Z Contents 1 Electrical ratings Electrical characteristics Electrical characteristics (curves) Test circuits Package mechanical data Revision history /12 Doc ID Rev 1

3 Electrical ratings 1 Electrical ratings Table 2. bsolute maximum ratings Symbol Parameter Value Unit V DS Drain-source voltage 500 V V GS Gate-source voltage ± 30 V I D Drain current (continuous) at T C = 25 C 20 I D Drain current (continuous) at T C = 100 C 12.6 I (1) DM Drain current (pulsed) 68 P TOT Total dissipation at T C = 25 C 190 W ESD dv/dt (2) Derating factor 1.52 W/ C Gate-source human body model (R=1.5 kω, C=100 pf) 1. Pulse width limited by safe operating area. 2. I SD 17, di/dt 200 /µs, V DS peak V (BR)DSS, V DD V (BR)DSS, T j T JMX. 6 kv Peak diode recovery voltage slope 4.5 V/ns T stg Storage temperature -55 to 150 C T j Max operating junction temperature 150 C Table 3. Thermal data Symbol Parameter Value Unit R thj-case Thermal resistance junction-case max 0.66 C/W R thj-amb Thermal resistance junction-ambient max 50 C/W Table 4. valanche characteristics Symbol Parameter Value Unit I R E S valanche current, repetitive or notrepetitive (pulse width limited by Tj Max) Single pulse avalanche energy (starting T J =25 C, I D =I R, V DD =50 V) mj Doc ID Rev 1 3/12

4 Electrical characteristics STW20NK50Z 2 Electrical characteristics (T CSE = 25 C unless otherwise specified) Table 5. On/off states Symbol Parameter Test conditions Min. Typ. Max. Unit V (BR)DSS I DSS I GSS Drain-source breakdown voltage Zero gate voltage drain current (V GS = 0) Gate-body leakage current (V DS = 0) I D =1 m, V GS = V V DS = 500 V V DS = 500 V, T C = 125 C 1 50 µ µ V GS = ± 20 V ± 10 µ V GS(th) Gate threshold voltage V DS = V GS, I D = 100 µ V R DS(on) Static drain-source on-resistance V GS = 10 V, I D = Ω Table 6. Dynamic Symbol Parameter Test conditions Min. Typ. Max. Unit C iss C oss C rss C oss eq. (1) t d(on) t r t d(off) t f Q g Q gs Q gd Input capacitance Output capacitance Reverse transfer capacitance Equivalent output capacitance Turn-on delay time Rise time Turn-off delay time Fall time Total gate charge Gate-source charge Gate-drain charge V DS = 25 V, f = 1 MHz, V GS = pf pf pf V DS =0, V DS = 0 to 640 V pf V DD = 250 V, I D = 8.5, R G = 4.7 Ω, V GS = 10 V (see Figure 14) V DD = 400 V, I D = 17, V GS = 10 V (see Figure 15) ns ns ns ns 119 nc nc nc 1. C oss eq. is defined as a constant equivalent capacitance giving the same charging time as C oss when V DS increases from 0 to 80% V DSS. 4/12 Doc ID Rev 1

5 Electrical characteristics Table 7. Source drain diode Symbol Parameter Test conditions Min. Typ. Max. Unit I SD I SDM (1) V SD (2) t rr Q rr I RRM t rr Q rr I RRM Source-drain current Source-drain current (pulsed) Forward on voltage I SD = 17, V GS = V Reverse recovery time Reverse recovery charge Reverse recovery current Reverse recovery time Reverse recovery charge Reverse recovery current I SD = 17, di/dt = 100 /µs V R = 100 V (see Figure 16) I SD = 17, di/dt = 100 /µs V R = 100 V, Tj = 150 C (see Figure 16) ns µc ns µc 1. Pulsed: pulse duration = 300 µs, duty cycle 1.5% 2. Pulse width limited by safe operating area. Table 8. Gate-source Zener diode Symbol Parameter Test conditions Min. Typ. Max. Unit BV GSO Gate-source breakdown voltage Igs=± 1m (open drain) 30 - V The built-in back-to-back Zener diodes have specifically been designed to enhance not only the device s ESD capability, but also to make them safely absorb possible voltage transients that may occasionally be applied from gate to source. In this respect the Zener voltage is appropriate to achieve an efficient and cost-effective intervention to protect the device s integrity. These integrated Zener diodes thus avoid the usage of external components. Doc ID Rev 1 5/12

6 Electrical characteristics STW20NK50Z 2.1 Electrical characteristics (curves) Figure 2. Safe operating area Figure 3. Thermal impedance Figure 4. Output characteristics Figure 5. Transfer characteristics Figure 6. Normalized B VDSS vs temperature Figure 7. Static drain-source on-resistance 6/12 Doc ID Rev 1

7 Electrical characteristics Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations Figure 10. Normalized gate threshold voltage vs temperature Figure 11. Normalized on-resistance vs temperature Figure 12. Maximum avalanche energy vs temperature Figure 13. Source-drain diode forward characteristic Doc ID Rev 1 7/12

8 Test circuits STW20NK50Z 3 Test circuits Figure 14. Switching times test circuit for resistive load Figure 15. Gate charge test circuit VDD VGS VD RG RL D.U.T μf 3.3 μf VDD Vi=20V=VGMX 2200 μf 12V IG=CONST 2.7kΩ 47kΩ 100Ω 100nF D.U.T. 1kΩ VG PW 47kΩ PW 1kΩ M01468v1 M01469v1 Figure 16. Test circuit for inductive load switching and diode recovery times Figure 17. Unclamped inductive load test circuit 25 Ω G D D.U.T. S B FST DIODE B B D L=100μH μf μf VDD VD ID L 2200 μf 3.3 μf VDD G RG S Vi D.U.T. M01470v1 Pw M01471v1 Figure 18. Unclamped inductive waveform Figure 19. Switching time waveform V(BR)DSS ton toff VD tdon tr tdoff tf ID IDM 0 90% 10% VDS 10% 90% VDD VDD VGS 90% M01472v1 0 10% M01473v1 8/12 Doc ID Rev 1

9 Package mechanical data 4 Package mechanical data In order to meet environmental requirements, ST offers these devices in different grades of ECOPCK packages, depending on their level of environmental compliance. ECOPCK specifications, grade definitions and product status are available at: ECOPCK is an ST trademark. Table 9. Dim. TO-247 mechanical data mm Min. Typ. Max b b b c D E e 5.45 L L L P R S 5.50 Doc ID Rev 1 9/12

10 Package mechanical data STW20NK50Z Figure 20. TO-247 drawing _F 10/12 Doc ID Rev 1

11 Revision history 5 Revision history Table 10. Document revision history Date Revision Changes 05-pr First release. Doc ID Rev 1 11/12

12 Please Read Carefully: Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ( ST ) reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice. ll ST products are sold pursuant to ST s terms and conditions of sale. Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein. UNLESS OTHERWISE SET FORTH IN ST S TERMS ND CONDITIONS OF SLE ST DISCLIMS NY EXPRESS OR IMPLIED WRRNTY WITH RESPECT TO THE USE ND/OR SLE OF ST PRODUCTS INCLUDING WITHOUT LIMITTION IMPLIED WRRNTIES OF MERCHNTBILITY, FITNESS FOR PRTICULR PURPOSE (ND THEIR EQUIVLENTS UNDER THE LWS OF NY JURISDICTION), OR INFRINGEMENT OF NY PTENT, COPYRIGHT OR OTHER INTELLECTUL PROPERTY RIGHT. UNLESS EXPRESSLY PPROVED IN WRITING BY TWO UTHORIZED ST REPRESENTTIVES, ST PRODUCTS RE NOT RECOMMENDED, UTHORIZED OR WRRNTED FOR USE IN MILITRY, IR CRFT, SPCE, LIFE SVING, OR LIFE SUSTINING PPLICTIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FILURE OR MLFUNCTION MY RESULT IN PERSONL INJURY, DETH, OR SEVERE PROPERTY OR ENVIRONMENTL DMGE. ST PRODUCTS WHICH RE NOT SPECIFIED S "UTOMOTIVE GRDE" MY ONLY BE USED IN UTOMOTIVE PPLICTIONS T USER S OWN RISK. Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST. ST and the ST logo are trademarks or registered trademarks of ST in various countries. Information in this document supersedes and replaces all information previously supplied. The ST logo is a registered trademark of STMicroelectronics. ll other names are the property of their respective owners STMicroelectronics - ll rights reserved STMicroelectronics group of companies ustralia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of merica 12/12 Doc ID Rev 1