Université Louis Pasteur Strasbourg, Projet A3 INRIA, FRANCE. Interface et extensiondeopen Research Compiler p.1
|
|
|
- Cori Cox
- 8 years ago
- Views:
Transcription
1 Interface et extension de Open Research Compiler Sébastian Pop Université Louis Pasteur Strasbourg, Projet A3 INRIA, FRANCE Interface et extensiondeopen Research Compiler p.1
2 Présentation générale L entreprise et l encadrement: INRIA Rocquencourt Projet A3 Encadrement: Albert Cohen Durée: 13 semaines (du 3 juin au 30 août) Interface et extensiondeopen Research Compiler p.2
3 Présentation du stage Buts du stage: Découvrir le compilateur Open64/ORC Documenter le compilateur Implémenter une passe dans le générateur de code. Interface et extensiondeopen Research Compiler p.3
4 Structure du compilateur 1. FE (Front-ends) 2. WHIRL (Intermediate Representation) 3. IPA (Inter Procedural Analysis) 4. LNO (Loop Nest Optimizer) 5. WOPT (Global Optimizer) 6. CG (Code Generator) 7. ORC (Open Research Compiler) Interface et extensiondeopen Research Compiler p.4
5 Front Ends Front-ends C et C++ de GCC Fortran 90 de Cray Chaque front-end a ses propres AST Traduction des AST vers WHIRL Interface et extensiondeopen Research Compiler p.5
6 WHIRL Winning Hierarchical Intermediate Representation Language 5 niveaux: VH, H, M, L, VL lowering entre niveaux. Chaque optimization au bon niveau. Interface et extensiondeopen Research Compiler p.6
7 Inter Procedural Analysis file1.c file2.cxx file3.f Interface et extensiondeopen Research Compiler p.7
8 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end F90 front end Interface et extensiondeopen Research Compiler p.7
9 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o Interface et extensiondeopen Research Compiler p.7
10 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Interface et extensiondeopen Research Compiler p.7
11 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Inter Procedural Analysis (IPA) Interface et extensiondeopen Research Compiler p.7
12 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Inter Procedural Analysis (IPA) Inter Procedural Optimizations (IPO) Interface et extensiondeopen Research Compiler p.7
13 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Inter Procedural Analysis (IPA) Inter Procedural Optimizations (IPO) Loop Nest Optimizer (LNO) Interface et extensiondeopen Research Compiler p.7
14 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Inter Procedural Analysis (IPA) Inter Procedural Optimizations (IPO) Loop Nest Optimizer (LNO) Main Optimizer (WOPT) Interface et extensiondeopen Research Compiler p.7
15 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Inter Procedural Analysis (IPA) Inter Procedural Optimizations (IPO) Loop Nest Optimizer (LNO) Main Optimizer (WOPT) Code Generator (CG) Interface et extensiondeopen Research Compiler p.7
16 Inter Procedural Analysis file1.c file2.cxx file3.f C front end C++ front end WHIRL dumper F90 front end file1.o file2.o file3.o lib1.a lib2.so Linker Inter Procedural Analysis (IPA) Inter Procedural Optimizations (IPO) Loop Nest Optimizer (LNO) Main Optimizer (WOPT) Code Generator (CG) Executable file Interface et extensiondeopen Research Compiler p.7
17 Inter Procedural Analysis Rassembler l information sur l ensemble du projet. Interface et extensiondeopen Research Compiler p.8
18 Inter Procedural Analysis Rassembler l information sur l ensemble du projet. Solution: sauver la WHIRL dans les.o reconstruire un AST global Interface et extensiondeopen Research Compiler p.8
19 Loop Nest Optimizer LNO travaille sur le High level WHIRL. Interface et extensiondeopen Research Compiler p.9
20 Loop Nest Optimizer Représentations intermédiaires spécifiques: Array Dependence Graph LEGO: for data distributions Array and vectors accesses Vector space Systems of equations Polytopes Interface et extensiondeopen Research Compiler p.9
21 Loop Nest Optimizer Quelques optimiseurs du LNO: Loop unrolling Hoist conditionals Hoist varying lower bounds Dead store eliminate arrays Loop reversal / fission / fusion / tiling Array scalarization Prefetch Inter iteration Common Subexpression Elimination Interface et extensiondeopen Research Compiler p.9
22 Loop Nest Optimizer Lnoptimizer LWN_Parentize Tree nodes linked to their parent [LNO_Run_Lego] LNO_Build_Access Lego_PU_Init Lego_Read_Pragmas Lego_Fix_Local Lego_Fix_IO [ Run_autopar and LNO_enabled ] IPA_LNO_Map_Calls [ LNO_Run_Lego and not LNO_enabled ] Lego_OZero_Driver Get rid of inconsistent control flow [ LNO_Full_Unrolling_Limit!= 0 ] Fully_Unroll_Short_Loops [Roundoff_Level >= ROUNDOFF_ASSOC] Build Scalar Reductions REDUCTION_MANAGER [LNO_Opt > 0] Eliminate_Dead_SCF Hoist_Conditionals [not LNO_enabled and Run_autopar] Parallel_And_Padding_Phase Build_Array_Dependence_Graph Hoist_Varying_Lower_Bounds Dead_Store_Eliminate_Arrays Array_Substitution Reverse_Loops [Roundoff_Level >= ROUNDOFF_ASSOC] Array Reductions Eliminate_Zero_Mult [LNO_Sclrze] Scalarize_Arrays Conditionals moved outside loops [Run_autopar] Mark_Auto_Parallelizable_Loops Process_Pragmas Canonicalize_Unsigned_Loops Lego_Tile [Run_autopar] Perform_ARA_and_Parallelization [LNO_Run_Lego] Lego_Skew_Indices Lego_Compute_Tile_Peel Fission Fusion [LNO_Run_Lego] Lego_Interchange Lego_Peel Prefetch_Driver [LNO_Sclrze] Scalarize_Arrays [LNO_Aequiv] Equivalence_Arrays Return point [TT_LNO_GUARD] Guard_Dos [LNO_Minvar] Minvariant_Removal [LNO_Cse] Build_CG_Dependence_Graph Inter_Iteration_Cses [LNO_Run_Lego] Lego_Lower_Pragmas WN_Simplify_Tree Interface et extensiondeopen Research Compiler p.9
23 Global Optimizer WOPT travaille sur le Medium-level WHIRL. Interface et extensiondeopen Research Compiler p.10
24 Global Optimizer Principales représentations intermédiaires: CFG (Control Flow Graph) SSA (Static Single Assignement) Quelques optimiseurs: SSA-PRE (Partial Redundancy Elimination) DCE (Dead Code Elimination) IVR (Induction Variable Recognition) VNFRE (Value Numbering based Full Redundancy Elimination) Copy propagation Interface et extensiondeopen Research Compiler p.10
25 Global Optimizer Pre_Optimizer PREOPT_IPA0_PHASE PREOPT_IPA1_PHASE PREOPT_LNO_PHASE PREOPT_DUONLY_PHASE PREOPT_PHASE MAINOPT_PHASE [MAINOPT_PHASE] WN_Lower LOWER_IO_STATEMENT LOWER_SHORTCIRCUIT LOWER_BITS_OP [dont_opt] [dont_opt] WN_Lower LOWER_COMPLEX LOWER_BASE_INDEX LOWER_ARRAY LOWER_ALL_MAPS LOWER_INLINE_INTRINSIC LOWER_IO_STATEMENT LOWER_ENTRY_EXIT LOWER_SHORTCIRCUIT LOWER_REGION_EXITS LOWER_BIT_FIELD_ID cannot print WHIRL tree after this point. use dump_tree_no_st stab = Symbol Table Opt_stab > Create [WOPT_Enable_Goto and (PREOPT_LNO_PHASE or PREOPT_PHASE)] Remove_Gotos [WOPT_Enable_Alias_Classification] Classify_memops CFG Create Set_feedback [Cur_PU_Feedback] Compute_dom_tree (dom and post dom) Remove_fake_entrfrom Whirlyexit_arcs Compute_dom_frontier Compute_control_dependence Analyze_loops Annotate CFG with feedback from Whirl FFA = flow free alias Create MU and CHI list Opt_stab > Compute_FFA SSA Construct Pointer_Alias_Analysis Dead_store_elim Opt_stab > Update_return_mu [WOPT_Enable_Zero_Version] comp_unit >Ssa() >Find_zero_versions Ssa > Create_CODEMAP Verify Live Range Detect_invalid_doloops Do_Pre_Before_Ivr [WOPT_Enable_IVR] Do_iv_recognition [WOPT_Enable_Copy_Propagate] Do_copy_propagate [WOPT_Enable_Fold_Lda_Iload_Istore] Fold_lda_iload_istore [WOPT_Enable_Bool_Simp] Simplify_bool_expr [WOPT_Enable_DCE] Do_dead_code_elim IVR = Induction Variable Recognition DCE = Dead Code Elimination do flow free copy propagation WOPT_Enable_Extra_Rename_Pass times CFG optimization [WOPT_Enable_CFG_Opt and MAINOPT_PHASE] Second rename Verify Live Range Do_copy_propagate [WOPT_Enable_Copy_Propagate] Fold_lda_iload_istore [WOPT_Enable_Fold_Lda_Iload_Istore] Do_dead_code_elim [WOPT_Enable_DCE] Verify_version [WOPT_Enable_Edge_Placement and MAINOPT_PHASE] Cfg > Remove_critical_edge [This_preopt_renumbers_pregs] comp_unit >Emitter() >Preg_renumbering_map().Init() [Run_ipl] comp_unit >Emitter() >Emit WB_IPL_Save WB_IPL_Initialize Perform_Procedure_Summary_Phase WB_IPL_Terminate WB_IPL_Restore [phase == PREOPT_LNO_PHASE and This_preopt_renumbers_pregs and WOPT_Enable_Second_Alias_Class and not REGION_has_black_regions] alias_mgr >Forget_alias_class_info ALIAS_CLASSIFICATION Classify_memops Transfer_alias_class_to_alias_manager [MAINOPT_PHASE] [WOPT_Enable_Bits_Load_Store] Lower_to_extract_compose so that LPRE/SPRE will only work on scalars, [WOPT_Enable_SSA_PRE] not bit fields [WOPT_Enable_Exp_PRE] [MAINOPT_PHASE] Do_vnfre Do_new_pre VNFRE = Do_vnfre "full redundancy elimination" Verify_version based on value numbering [WOPT_Enable_DCE] Do_dead_code_elim [WOPT_Enable_Local_Rvi] Do_local_rvi Find_lr_shrink_cand [WOPT_Enable_Load_PRE] Do_load_pre Repeat alias classification for LNO [WOPT_Enable_Store_PRE and not WOPT_Enable_Spre_Before_Ivr] Do_store_pre [WOPT_Enable_Bitwise_DCE] Do_bitwise_dce [WOPT_Enable_RVI] Set_pre_rvi_hooks RVI Emit_ML_WHIRL [WOPT_Enable_RVI] Perform_RVI Finalize Interface et extensiondeopen Research Compiler p.10
26 Code Generator Le générateur de code travaille sur la CGIR. CFG explicite chaque BB contient une liste d instructions chaque instruction est sous la forme: OP_result OP_code OP_opnd Représentation proche du code assembleur. Interface et extensiondeopen Research Compiler p.11
27 Code Generator Principales passes du CG: EBO: Extended Block Optimizer GRA: Global Register Allocation LRA: Local Register Allocation GCM: Global Code Motion SWP: Software Pipelining CIO: Cross Iteration loop Optimizations FREQ: fréquences d execution des BBs Interface et extensiondeopen Research Compiler p.11
28 Code Generator CG_Generate_Code CG_Region_Initialize Convert_WHIRL_To_OPs Split_BBs split large bb s to minimize compile speed and register pressure [not CG_localize_tns] Localize_or_Replace_Dedicated_TNs EH_Prune_Range_List Optimize_Tail_Calls Init_Callee_Saved_Regs_for_REGION Config_Ipfec_Flags Generate_Entry_Exit_Code Localize dedicated tns involved in calls that cross bb s, and replace dedicated TNs involved in REGION interface with the corresponding allocated TNs from previously compiled REGIONs CG_Edge_Profile_Instrument GRA_LIVE_Init [CG_localize_tns and not value_profile_need_gra] Localize_Any_Global_TNs [Enable_CG_Peephole] EBO_Pre_Process_Region EBO = Extended Block Optimizer Optimize control flow (first pass) Invoke global optimizations before register allocation at O2 and above. [CG_opt_level > 0 and CFLOW_opt_before_cgprep] CFLOW_Optimize Perform all the optimizations that make things more simple. [IPFEC_Enable_Region_Formation] Reordering doesn t have that REGION_TREE property. [CG_opt_level > 1] Build Ipfec region tree. This is part of ORC. [not CG_PU_Has_Feedback and not IPFEC_Enable_Edge_Profile_Annot] FREQ_Compute_BB_Frequencies [IPFEC_Enable_Region_Formation and IPFEC_Enable_Region_Decomposition] region_tree >Decomposition() GRA_LIVE_Recalc_Liveness Perform hyperblock formation [CGTARG_Can_Predicate] (if conversion) Only works for IA 64 at the moment. [IPFEC_Enable_If_Conversion] [not IPFEC_Enable_Region_Formation] IF_CONVERTOR HB_Form_Hyperblocks [not PQSCG_pqs_valid] PQSCG_reinit [not CG_localize_tns or value_profile_need_gra] GRA_LIVE_Init rename TNs required by LRA Optimize control flow (second pass) [CG_enable_loop_optimizations] Perform_Loop_Optimizations GRA_LIVE_Recalc_Liveness GRA_LIVE_Rename_TNs [CFLOW_opt_after_cgprep] CFLOW_Optimize [Enable_CG_Peephole] EBO_Process_Region PQSCG_reinit This pass is not part of the official ORC since it was developped at INRIA based on the thesis work of Ivan Djelic inter_block_pre [CGSPILL_Enable_Force_Rematerialization] CGSPILL_Force_Rematerialization [not region] Adjust_GP_Setup_Code Adjust_LC_Setup_Code [CG_opt_level > 1 and IPFEC_Enable_PRDB] PRDB_Init Global register allocation, Scheduling: The overall algorithm is as follows: Global code motion before register allocation Local scheduling before register allocation Global register allocation Local register allocation Global code motion phase (GCM) Local scheduling after register allocation IGLS_Schedule_Region [IPFEC_Enable_Prepass_GLOS and CG_opt_level > 1] GRA_LIVE_Init Check_Self_Recursive Global_Insn_Sched [IPFEC_Enable_Prepass_LOCS] Local_Insn_Sched [IPFEC_Enable_Opt_after_schedule] CFLOW_Optimize [IPFEC_Enable_Prepass_GLOS and CG_opt_level > 1] [Generate_Recovery_Code() > 0] GRA_LIVE_Init Earlier phases (esp. GCM) might have introduced local definitions and uses for global TNs. Rename them to local TNs so that GRA does not have to deal with. [PRDB_Valid()] Delete_PRDB [not CG_localize_tns or value_profile_need_gra] [GRA_recalc_liveness] GRA_LIVE_Recalc_Liveness [not (IPFEC_Enable_Prepass_GLOS and (CG_opt_level > 1 or value_profile_need_gra))] GRA_LIVE_Rename_TNs [GRA_redo_liveness or IPFEC_Enable_Prepass_GLOS and (CG_opt_level > 1 or value_profile_need_gra)] GRA_LIVE_Init GRA_Allocate_Global_Registers LRA_Allocate_Registers [not CG_localize_tns or value_profile_need_gra] GRA_Finalize_Grants The stack frame is final at this [not region] point, no more spilling after this. Adjust_GP_Setup_Code We can set the Frame_Len now. Set_Frame_Len Then we can go through all the Adjust_Entry_Exit_Code entry/exit blocks and fix the SP [Enable_EBO_Post_Proc_Rgn] adjustment OP or delete it if the frame length is zero. EBO_Post_Process_Region [CG_opt_level > 1 and IPFEC_Enable_Pre_Multi_Branch] Check_Cross_Boundary [PRDB_Valid()] Delete_PRDB IGLS_Schedule_Region [IPFEC_Enable_Postpass_LOCS] [IPFEC_sched_care_machine!=Sched_care_bundle] Local_Insn_Sched Local_Insn_Sched CGGRP_Bundle [CG_opt_level > 1 and IPFEC_Enable_Post_Multi_Branch] Post_Multi_Branch [PRDB_Valid()] Delete_PRDB [region] CG_Region_Finalize GRA_LIVE_Finish_REGION PQSCG_term [PU] EH_Write_Range_Table [PU_has_exc_scopes] Cycle_Count_Initialize [Create_Cycle_Output] Instru_Call_Mcount EMT_Emit_PU CG_Region_Finalize GRA_LIVE_Finish_PU PQSCG_term Interface et extensiondeopen Research Compiler p.11
29 Open Research Compiler ORC est une extension du générateur de code. IPFEC Regions If-conversion Predicate Relation DataBase Microscheduler Local/Global instruction scheduling Interface et extensiondeopen Research Compiler p.12
30 artial Redundancy Elimination Interface et extensiondeopen Research Compiler p.13
31 artial Redundancy Elimination c = a + b d = a + b e = a + b Interface et extensiondeopen Research Compiler p.13
32 artial Redundancy Elimination c = a + b a + b executed twice d = a + b a + b executed twice e = a + b Interface et extensiondeopen Research Compiler p.13
33 artial Redundancy Elimination c = a + b a + b executed twice d = a + b a + b executed twice e = a + b a + b is fully available Interface et extensiondeopen Research Compiler p.13
34 artial Redundancy Elimination c = a + b d = a + b t1 = a + b c = t1 t1 = a + b d = t1 a + b executed twice a + b executed twice e = a + b e = t1 a + b is fully available elimination of common subexpression Interface et extensiondeopen Research Compiler p.13
35 artial Redundancy Elimination c = a + b e = a + b Expression a + b is partially available Interface et extensiondeopen Research Compiler p.13
36 artial Redundancy Elimination c = a + b t1 = a + b c = t1 t1 = a + b e = a + b e = t1 Expression a + b is partially available elimination of partial redundancy Interface et extensiondeopen Research Compiler p.13
37 Code Prédicaté IF_COND <BB1, p1> <BB2, p2> If conversion Interface et extensiondeopen Research Compiler p.14
38 Code Prédicaté IF_COND <BB1, p1> <BB2, p2> If conversion (p1, p2) = eval (IF_COND) eval (BB1) (p1) eval (BB2) (p2) Interface et extensiondeopen Research Compiler p.14
39 Code Prédicaté 6 instructions can be executed in parallel on Itanium Sequential Operations Execution Slots ILP = Instruction Level Parallelism! " #" $%&' () Interface et extensiondeopen Research Compiler p.14
40 ,,,, --- *** +++,,,, --- *** +++,,,, --- *** +++,,,, --- *** +++,,,, --- *** +++,,,, --- *** /// /// /// /// /// Code Prédicaté IF THEN ELSE Interface et extensiondeopen Research Compiler p.14
41 p1 p1 p1 p1 p1 Code Prédicaté p0 IF Each instruction is predicated. p0 p0 p0 p0 THEN ELSE p2 p2 p2 p2 p0 p0 p0 p0 p0 p0 p0 Interface et extensiondeopen Research Compiler p.14
42 : : ; : : ; : : ; : : ; : : Code Prédicaté Parallel execution of two branches p2 p1 p0 p2 p1 p0 p2 p1 p1 p0 p2 p1 p0 p0 ::; p0 p0 p0 p0 p0 p0 p0 Interface et extensiondeopen Research Compiler p.14
43 Predicate Partition Graph B1 p0 p0 Atomic Predicates = {p0} Interface et extensiondeopen Research Compiler p.15
44 Predicate Partition Graph B1 p0 p0 B2 p1 B3 p2 p1 a a p2 Atomic Predicates = {p1, p2} Interface et extensiondeopen Research Compiler p.15
45 Predicate Partition Graph B1 p0 p0 B2 p1 B3 p2 p1 a a p2 B5 p3 p4 p3 b b p4 Atomic Predicates = {p3, p4, p2} Interface et extensiondeopen Research Compiler p.15
46 Predicate Partition Graph B1 p0 p0 B5 p3 B2 p1 p4 p5 B3 p2 B6 p6 b a p1 b a p2 c c p3 p4 p5 p6 Atomic Predicates = {p3, p4, p5, p6} Interface et extensiondeopen Research Compiler p.15
47 Predicate Partition Graph B1 p0 p0 B5 B2 p1 B3 p2 p3 B4 p7 B6 p6 a a e p1 p2 p7 d c b b c d p3 p4 p5 p6 Atomic Predicates = {p3, p4, p5, p6} Interface et extensiondeopen Research Compiler p.15
48 Predicate Partition Graph B1 p0 p0 B5 B2 p1 B3 p2 p3 B4 p7 B6 p6 a a e p1 p2 p7 d c b b c d f p3 p4 p5 p6 p8 f p9 B7 p9 B8 p8 Atomic Predicates = {p3, p4 inter p8, p5 inter p8, p4 inter p9, p5 inter p9, p6} Interface et extensiondeopen Research Compiler p.15
49 Prédicats atomiques p3 p4 B4 p9 p8 Atomic Predicates = {p3 inter p8, Interface et extensiondeopen Research Compiler p.16
50 Prédicats atomiques p3 p4 B4 p9 p8 Atomic Predicates = {p3 inter p8, p3 inter p9, Interface et extensiondeopen Research Compiler p.16
51 Prédicats atomiques p3 p4 B4 p9 p8 Atomic Predicates = {p3 inter p8, p3 inter p9, p4 inter p8, Interface et extensiondeopen Research Compiler p.16
52 Prédicats atomiques p3 p4 B4 p9 p8 Atomic Predicates = {p3 inter p8, p3 inter p9, p4 inter p8, p4 inter p9} Interface et extensiondeopen Research Compiler p.16
53 PRE sur code prédicaté 1. L analyse du flot de données propage des ensembles de prédicats. 2. Deux propriétés sont calculées pour chaque BB: anticipability availability 3. Insertion de variables temporaires aux points au plus tôt. 4. Supression des expression redondantes des BB où avail est vraie. Interface et extensiondeopen Research Compiler p.17
54 Résultats Documentation du compilateur: Une présentation générale sous forme de slides Le rapport de stage Une page web Interface et extensiondeopen Research Compiler p.18
55 Résultats Implémentation: Spécification algébrique Raffinement en C++ Intégration dans ORC Interface et extensiondeopen Research Compiler p.19
56 Spécification Algébrique Outil de communication Typage évite des erreurs Raffinements ultérieurs Difficultés du domaine séparés des difficultés de l intégration dans un système complexe. Interface et extensiondeopen Research Compiler p.20
57 Conclusion Découverte d un nouveau compilateur Idées pour améliorer GCC Travail dans une équipe de recherche Interface et extensiondeopen Research Compiler p.21
58 Conclusion Remerciements: Merci à l équipe du projet A3 pour m avoir proposé ce stage intéressant. Un grand merci à Albert Cohen pour son temps et pour son aide pendant le stage. Interface et extensiondeopen Research Compiler p.21
59 Open64 vs. GCC state of the art compilers Interface et extensiondeopen Research Compiler p.22
60 Open64 vs. GCC Open64: LNO, IPA un excellent paralléliseur de code architecture complètement modulaire Interface et extensiondeopen Research Compiler p.22
61 Open64 vs. GCC GCC: support pour plus de 40 architectures 5 front-ends (C, C++, Java, Fortran, Ada) multitude d autres langages portés (Pascal, Cobol, CLisp, Mercury,... ) support pour le développement: bug database test-suites documentation mailing lists de développement actives pas (encore) de support pour LNO ou IPA. Interface et extensiondeopen Research Compiler p.22
«Object-Oriented Multi-Methods in Cecil» Craig Chambers (Cours IFT6310, H08)
«Object-Oriented Multi-Methods in Cecil» Craig Chambers (Cours IFT6310, H08) Mathieu Lemoine 2008/02/25 Craig Chambers : Professeur à l Université de Washington au département de Computer Science and Engineering,
Audit de sécurité avec Backtrack 5
Audit de sécurité avec Backtrack 5 DUMITRESCU Andrei EL RAOUSTI Habib Université de Versailles Saint-Quentin-En-Yvelines 24-05-2012 UVSQ - Audit de sécurité avec Backtrack 5 DUMITRESCU Andrei EL RAOUSTI
Assessment software development for distributed firewalls
Assessment software development for distributed firewalls Damien Leroy Université Catholique de Louvain Faculté des Sciences Appliquées Département d Ingénierie Informatique Année académique 2005-2006
Reconstruction d un modèle géométrique à partir d un maillage 3D issu d un scanner surfacique
Reconstruction d un modèle géométrique à partir d un maillage 3D issu d un scanner surfacique Silvère Gauthier R. Bénière, W. Puech, G. Pouessel, G. Subsol LIRMM, CNRS, Université Montpellier, France C4W,
SIXTH FRAMEWORK PROGRAMME PRIORITY [6
Key technology : Confidence E. Fournier J.M. Crepel - Validation and certification - QA procedure, - standardisation - Correlation with physical tests - Uncertainty, robustness - How to eliminate a gateway
Another way to look at the Project Une autre manière de regarder le projet. Montpellier 23 juin - 4 juillet 2008 Gourlot J.-P.
Another way to look at the Project Une autre manière de regarder le projet Montpellier 23 juin - 4 juillet 2008 Gourlot J.-P. Plan of presentation Plan de présentation Introduction Components C, D The
Parallel Discrepancy-based Search
Parallel Discrepancy-based Search T. Moisan, J. Gaudreault, C.-G. Quimper Université Laval, FORAC research consortium February 21 th 2014 T. Moisan, J. Gaudreault, C.-G. Quimper Parallel Discrepancy-based
Il est repris ci-dessous sans aucune complétude - quelques éléments de cet article, dont il est fait des citations (texte entre guillemets).
Modélisation déclarative et sémantique, ontologies, assemblage et intégration de modèles, génération de code Declarative and semantic modelling, ontologies, model linking and integration, code generation
Enterprise Risk Management & Board members. GUBERNA Alumni Event June 19 th 2014 Prepared by Gaëtan LEFEVRE
Enterprise Risk Management & Board members GUBERNA Alumni Event June 19 th 2014 Prepared by Gaëtan LEFEVRE Agenda Introduction Do we need Risk Management? The 8 th EU Company Law Directive Art 41, 2b Three
Code generation under Control
Code generation under Control Rencontres sur la compilation / Saint Hippolyte Henri-Pierre Charles CEA Laboratoire LaSTRE / Grenoble 12 décembre 2011 Introduction Présentation Henri-Pierre Charles, two
Introduction ToIP/Asterisk Quelques applications Trixbox/FOP Autres distributions Conclusion. Asterisk et la ToIP. Projet tuteuré
Asterisk et la ToIP Projet tuteuré Luis Alonso Domínguez López, Romain Gegout, Quentin Hourlier, Benoit Henryon IUT Charlemagne, Licence ASRALL 2008-2009 31 mars 2009 Asterisk et la ToIP 31 mars 2009 1
Introduction. GEAL Bibliothèque Java pour écrire des algorithmes évolutionnaires. Objectifs. Simplicité Evolution et coévolution Parallélisme
GEAL 1.2 Generic Evolutionary Algorithm Library http://dpt-info.u-strasbg.fr/~blansche/fr/geal.html 1 /38 Introduction GEAL Bibliothèque Java pour écrire des algorithmes évolutionnaires Objectifs Généricité
Future Entreprise. Jean-Dominique Meunier NEM Executive Director www.nem-initiative.org. Nov. 23, 2009 FIA Stockholm
Future Entreprise Jean-Dominique Meunier NEM Executive Director www.nem-initiative.org Nov. 23, 2009 FIA Stockholm 1 Nov. 23, 2009 FIA Stockholm Source : @JDM 2 Nov. 23, 2009 FIA Stockholm Source : @JDM
RAPPORT FINANCIER ANNUEL PORTANT SUR LES COMPTES 2014
RAPPORT FINANCIER ANNUEL PORTANT SUR LES COMPTES 2014 En application de la loi du Luxembourg du 11 janvier 2008 relative aux obligations de transparence sur les émetteurs de valeurs mobilières. CREDIT
Implementation of SAP-GRC with the Pictet Group
Implementation of SAP-GRC with the Pictet Group Olivier VERDAN, Risk Manager, Group Risk, Pictet & Cie 11 th December 2013 Zürich Table of contents 1 Overview of the Pictet Group 2 Operational Risk Management
VLIW Processors. VLIW Processors
1 VLIW Processors VLIW ( very long instruction word ) processors instructions are scheduled by the compiler a fixed number of operations are formatted as one big instruction (called a bundle) usually LIW
The Need For Speed. leads to PostgreSQL. Dimitri Fontaine dimitri@2ndquadrant.fr. 28 Mars 2013
The Need For Speed leads to PostgreSQL Dimitri Fontaine dimitri@2ndquadrant.fr 28 Mars 2013 Dimitri Fontaine dimitri@2ndquadrant.fr The Need For Speed 28 Mars 2013 1 / 23 Dimitri Fontaine 2ndQuadrant France
Sun Management Center Change Manager 1.0.1 Release Notes
Sun Management Center Change Manager 1.0.1 Release Notes Sun Microsystems, Inc. 4150 Network Circle Santa Clara, CA 95054 U.S.A. Part No: 817 0891 10 May 2003 Copyright 2003 Sun Microsystems, Inc. 4150
Setting up a monitoring and remote control tool
Setting up a monitoring and remote control tool Oral examination for internship - Second year of Master in Computer Sciences Kevin TAOCHY Department of Mathematics and Computer Sciences University of Reunion
Office of the Auditor General / Bureau du vérificateur général FOLLOW-UP TO THE 2010 AUDIT OF COMPRESSED WORK WEEK AGREEMENTS 2012 SUIVI DE LA
Office of the Auditor General / Bureau du vérificateur général FOLLOW-UP TO THE 2010 AUDIT OF COMPRESSED WORK WEEK AGREEMENTS 2012 SUIVI DE LA VÉRIFICATION DES ENTENTES DE SEMAINE DE TRAVAIL COMPRIMÉE
Advanced Software Engineering Agile Software Engineering. Version 1.0
Advanced Software Engineering Agile Software Engineering 1 Version 1.0 Basic direction A agile method has to be A method is called agile if it follows Incremental the principles of the agile manifest.
Introduction au BIM. ESEB 38170 Seyssinet-Pariset Economie de la construction email : contact@eseb.fr
Quel est l objectif? 1 La France n est pas le seul pays impliqué 2 Une démarche obligatoire 3 Une organisation plus efficace 4 Le contexte 5 Risque d erreur INTERVENANTS : - Architecte - Économiste - Contrôleur
Archived Content. Contenu archivé
ARCHIVED - Archiving Content ARCHIVÉE - Contenu archivé Archived Content Contenu archivé Information identified as archived is provided for reference, research or recordkeeping purposes. It is not subject
Millier Dickinson Blais
Research Report Millier Dickinson Blais 2007-2008 National Survey of the Profession September 14, 2008 Contents 1 Introduction & Methodology... 3 2 National Results... 5 3 Regional Results... 6 3.1 British
Software Pipelining. for (i=1, i<100, i++) { x := A[i]; x := x+1; A[i] := x
![Software Pipelining. for (i=1, i<100, i++) { x := A[i]; x := x+1; A[i] := x](/thumbs/25/6459870.jpg "Software Pipelining. for (i=1, i<100, i++) { x := A[i]; x := x+1; A[i] := x")
Software Pipelining for (i=1, i
Sun StorEdge A5000 Installation Guide
Sun StorEdge A5000 Installation Guide for Windows NT Server 4.0 Sun Microsystems, Inc. 901 San Antonio Road Palo Alto, CA 94303-4900 USA 650 960-1300 Fax 650 969-9131 Part No. 805-7273-11 October 1998,
Optimizing and interfacing with Cython. Konrad HINSEN Centre de Biophysique Moléculaire (Orléans) and Synchrotron Soleil (St Aubin)
Optimizing and interfacing with Cython Konrad HINSEN Centre de Biophysique Moléculaire (Orléans) and Synchrotron Soleil (St Aubin) Extension modules Python permits modules to be written in C. Such modules
Sun TM SNMP Management Agent Release Notes, Version 1.6
Sun TM SNMP Management Agent Release Notes, Version 1.6 Sun Microsystems, Inc. www.sun.com Part No. 820-5966-12 December 2008, Revision A Submit comments about this document by clicking the Feedback[+]
Bienvenue au Forum Vector 2007
insert Insert picture and 8cm click x 7cm Align Title Graphic. Bienvenue au Forum Vector 2007 Henri Belda Vector France V2.1 2005-07-27 insert Insert picture and 8cm click x 7cm Align Title Graphic. Vector
Memory Eye SSTIC 2011. Yoann Guillot. Sogeti / ESEC R&D yoann.guillot(at)sogeti.com
Memory Eye SSTIC 2011 Yoann Guillot Sogeti / ESEC R&D yoann.guillot(at)sogeti.com Y. Guillot Memory Eye 2/33 Plan 1 2 3 4 Y. Guillot Memory Eye 3/33 Memory Eye Analyse globale d un programme Un outil pour
Veritas Storage Foundation 5.0 Software for SPARC
Veritas Storage Foundation 5.0 Software for SPARC Release Note Supplement Sun Microsystems, Inc. www.sun.com Part No. 819-7074-10 July 2006 Submit comments about this document at: http://www.sun.com/hwdocs/feedback
Personnalisez votre intérieur avec les revêtements imprimés ALYOS design
Plafond tendu à froid ALYOS technology ALYOS technology vous propose un ensemble de solutions techniques pour vos intérieurs. Spécialiste dans le domaine du plafond tendu, nous avons conçu et développé
Instruction de montage de voûte ISOLHIS grande portée PCA 32mm
Instruction de montage de voûte ISOLHIS grande portée PCA 32mm Mounting Instructions for continuous rooflight ISOLHIS with a large width PCA 32mm Outillage à prévoir Tools to be provided Visseuse 600 W
Comparaison et analyse des labels de durabilité pour la montagne, en Europe et dans le monde.
Labels Touristiques Européens Comparaison et analyse des labels de durabilité pour la montagne, en Europe et dans le monde. Prof. Dr. Tobias Luthe November 2013 Structure de la presentation 1. L eventail
Vincent Rullier Technology specialist Microsoft Suisse Romande
Vincent Rullier Technology specialist Microsoft Suisse Romande Pourquoi virtualiser Différents types de virtualisation Présentation Applications Postes de travail Serveurs Bénéfices Conclusion Q&A Technology
Thursday, February 7, 2013. DOM via PHP
DOM via PHP Plan PHP DOM PHP : Hypertext Preprocessor Langage de script pour création de pages Web dynamiques Un ficher PHP est un ficher HTML avec du code PHP
Static Single Assignment Form. Masataka Sassa (Tokyo Institute of Technology)
Static Single Assignment Form Masataka Sassa (Tokyo Institute of Technology) Background Static single assignment (SSA) form facilitates compiler optimizations. Outline 1. SSA form 2. Translation into SSA
Performance Modeling of TCP/IP in a Wide-Area Network
INSTITUT NATIONAL DE RECHERCHE EN INFORMATIQUE ET EN AUTOMATIQUE Performance Modeling of TCP/IP in a Wide-Area Network Eitan Altman, Jean Bolot, Philippe Nain, Driss Elouadghiri, Mohammed Erramdani, Patrick
RÉPONSE DE ÉNERGIE LA LIÈVRE S.E.C. ET D ÉNERGIE BROOKFIELD MARKETING INC. À LA DEMANDE DE RENSEIGNEMENT N o 1 DE LA RÉGIE DE L ÉNERGIE («RÉGIE»)
RÉGIE DE L ÉNERGIE DOSSIER : R-3625-2007 RÉPONSE DE ÉNERGIE LA LIÈVRE S.E.C. ET D ÉNERGIE BROOKFIELD MARKETING INC. À LA DEMANDE DE RENSEIGNEMENT N o 1 DE LA RÉGIE DE L ÉNERGIE («RÉGIE») Page 2 de 7 Question
Sun Management Center 3.6 Version 5 Add-On Software Release Notes
Sun Management Center 3.6 Version 5 Add-On Software Release Notes For Sun Fire, Sun Blade, Netra, and Sun Ultra Systems Sun Microsystems, Inc. www.sun.com Part No. 819-7977-10 October 2006, Revision A
Fondation Rennes 1. Atelier de l innovation. Fondation Rennes 1. Fondation Rennes 1 MANAGEMENT AGILE. Fondation Rennes 1 ET INNOVATION
Atelier de l innovation MANAGEMENT AGILE ET INNOVATION Chaire Economie de l innovation - Mourad Zeroukhi 2012-2014 Centre de Recherche en иconomie et Management UniversitИ de Rennes 1 Chaire Economie de
Mobility Project - VoIP over 3G/WiFi networks
Mobility Project - VoIP over 3G/WiFi networks Gaël ALLOYER, Marc CABOCEL, Romain CASTAGNET, Pascal CLEMENT, Pierre LEROY, Guillaume LESNE, Nicolas PEPIN galloyer@enseirb.fr, mcabocel@enseirb.fr, rcastagnet@enseirb.fr,
Managing the Knowledge Exchange between the Partners of the Supply Chain
Managing the Exchange between the Partners of the Supply Chain Problem : How to help the SC s to formalize the exchange of the? Which methodology of exchange? Which representation formalisms? Which technical
BUSINESS PROCESS OPTIMIZATION. OPTIMIZATION DES PROCESSUS D ENTERPRISE Comment d aborder la qualité en améliorant le processus
BUSINESS PROCESS OPTIMIZATION How to Approach Quality by Improving the Process OPTIMIZATION DES PROCESSUS D ENTERPRISE Comment d aborder la qualité en améliorant le processus Business Diamond / Le losange
AgroMarketDay. Research Application Summary pp: 371-375. Abstract
Fourth RUFORUM Biennial Regional Conference 21-25 July 2014, Maputo, Mozambique 371 Research Application Summary pp: 371-375 AgroMarketDay Katusiime, L. 1 & Omiat, I. 1 1 Kampala, Uganda Corresponding
Survey on Conference Services provided by the United Nations Office at Geneva
Survey on Conference Services provided by the United Nations Office at Geneva Trade and Development Board, fifty-eighth session Geneva, 12-23 September 2011 Contents Survey contents Evaluation criteria
Les manuels de Toastmasters International, les outils pour réussir
Les manuels de Toastmasters International, les outils pour réussir Competent Communicator Communicateur Compétent (CC) Competent Communicator Communicateur Compétent (CC) (New version) (Old version) Projects
Shared Print Management of Library Collections: Resource, Outsource, or Cloud-Source?
Shared Print Management of Library Collections: Resource, Outsource, or Cloud-Source? Lizanne Payne Print Archives Consultant WEST Project Manager lizannepayne03@gmail.com Le problème, c est tres grand
2) Write in detail the issues in the design of code generator.
COMPUTER SCIENCE AND ENGINEERING VI SEM CSE Principles of Compiler Design Unit-IV Question and answers UNIT IV CODE GENERATION 9 Issues in the design of code generator The target machine Runtime Storage
Sun StorEdge RAID Manager 6.2.21 Release Notes
Sun StorEdge RAID Manager 6.2.21 Release Notes formicrosoftwindowsnt Sun Microsystems, Inc. 901 San Antonio Road Palo Alto, CA 94303-4900 USA 650 960-1300 Fax 650 969-9131 Part No. 805-6890-11 November
REQUEST FORM FORMULAIRE DE REQUETE
REQUEST FORM FORMULAIRE DE REQUETE ON THE BASIS OF THIS REQUEST FORM, AND PROVIDED THE INTERVENTION IS ELIGIBLE, THE PROJECT MANAGEMENT UNIT WILL DISCUSS WITH YOU THE DRAFTING OF THE TERMS OF REFERENCES
Lecture 2 Introduction to Data Flow Analysis
Lecture 2 Introduction to Data Flow Analysis I. Introduction II. Example: Reaching definition analysis III. Example: Liveness analysis IV. A General Framework (Theory in next lecture) Reading: Chapter
Sujets «ITS» du défi Transport 2015 Horizon 2020
Session d information sur les ITS 24 février 2015 Sujets «ITS» du défi Transport 2015 Horizon 2020 Patrick Malléjacq, coordinateur du PCN Transport Institut français des sciences et technologies des transports,
Competitive Intelligence en quelques mots
Competitive Intelligence en quelques mots Henri Dou douhenri@yahoo.fr http://www.ciworldwide.org Professeur des Universités Directeur d Atelis (Intelligence Workroom) Groupe ESCEM Consultant WIPO (World
NUNAVUT HOUSING CORPORATION - BOARD MEMBER RECRUITMENT
NUNAVUT HOUSING CORPORATION - BOARD MEMBER RECRUITMENT The is seeking Northern Residents interested in being on our Board of Directors We are seeking individuals with vision, passion, and leadership skills
Etudes de cas en OCL avec l outil USE 2
Etudes de cas en OCL avec l outil USE 2 1 2 UML-based Specification Environment 3 1ère étude de cas : invariants Classes en notation textuelle model Company 4 class Employee attributes name : String salary
L évolution des progiciels métier dans un contexte SOA
L évolution des progiciels métier dans un contexte SOA Ashish SHARMA Business Development Manager Oracle Fusion Middleware Agenda Quels scénarios pour conformer
Compila(on for the composi(on of so2ware protec(ons for embedded systems
Compila(on for the composi(on of so2ware protec(ons for embedded systems Thierno BARRY 1 Damien COUROUSSÉ 1 Bruno ROBISSON 2 1 CEA LIST / DACLE 2 CEA / DPACA Firstname.LASTNAME@cea.fr Porquerolles Tuesday,
Remote Method Invocation
1 / 22 Remote Method Invocation Jean-Michel Richer jean-michel.richer@univ-angers.fr http://www.info.univ-angers.fr/pub/richer M2 Informatique 2010-2011 2 / 22 Plan Plan 1 Introduction 2 RMI en détails
Archived Content. Contenu archivé
ARCHIVED - Archiving Content ARCHIVÉE - Contenu archivé Archived Content Contenu archivé Information identified as archived is provided for reference, research or recordkeeping purposes. It is not subject
Static Scheduling. option #1: dynamic scheduling (by the hardware) option #2: static scheduling (by the compiler) ECE 252 / CPS 220 Lecture Notes
basic pipeline: single, in-order issue first extension: multiple issue (superscalar) second extension: scheduling instructions for more ILP option #1: dynamic scheduling (by the hardware) option #2: static
Sun SNMP Management Agent Release Notes, Version 1.5.5
Sun SNMP Management Agent Release Notes, Version 1.5.5 Sun Microsystems, Inc. www.sun.com Part No. 820-0174-15 June 2008, Revision A Submit comments about this document at: http://www.sun.com/hwdocs/feedback
The SIST-GIRE Plate-form, an example of link between research and communication for the development
1 The SIST-GIRE Plate-form, an example of link between research and communication for the development Patrick BISSON 1, MAHAMAT 5 Abou AMANI 2, Robert DESSOUASSI 3, Christophe LE PAGE 4, Brahim 1. UMR
MapReduce Détails Optimisation de la phase Reduce avec le Combiner
MapReduce Détails Optimisation de la phase Reduce avec le Combiner S'il est présent, le framework insère le Combiner dans la pipeline de traitement sur les noeuds qui viennent de terminer la phase Map.
How To Use Eclipse.Io With A Powerbook (Powerbook)
!!"# %"&'()*!+# %(&()!"-+# % (..!"# ' % +*!(&(&/# "1*0 * ** 0 * 2* ( 3 24 "* 2/17 "! " 1**.5!!"#-(&( 24 6*20* *4* 4* 0** 4 1*0 0* 4* -6- "64 66 2 66! # **7!*# 3/17 02 2 66 )2-"8"99-":-"--- 00-;-;' -< -
Aspectual Properties of Deverbal Nouns
Aspectual Properties of Deverbal Nouns PAULINE HAAS*, RICHARD HUYGHE** and RAFAEL MARÍN* *Université Lille 3 CNRS UMR 8163 («STL»), **Université Paris 7 1 Introduction Hypothesis: deverbal nouns inherit
1-20020138637 26-sept-2002 Computer architecture and software cells for broadband networks Va avec 6526491
Les brevets CELL 14 décembre 2006 1 ARCHITECTURE GENERALE 1-20020138637 26-sept-2002 Computer architecture and software cells for broadband networks 6526491 2-6526491 25-févr-03 Memory protection system
Archived Content. Contenu archivé
ARCHIVED - Archiving Content ARCHIVÉE - Contenu archivé Archived Content Contenu archivé Information identified as archived is provided for reference, research or recordkeeping purposes. It is not subject
527796-LLP-1-2012-1-ES-LEONARDO-LMP. http://www.adam-europe.eu/adam/project/view.htm?prj=9975
innovative methodology 527796-LLP-1-2012-1-ES-LEONARDO-LMP 1 Information sur le projet Titre: Code Projet: Année: 2012 Type de Projet: Statut: Accroche marketing: Learn Play Manage. Collaborative Learning
GENERIC and GIMPLE: A New Tree Representation for Entire Functions
GENERIC and GIMPLE: A New Tree Representation for Entire Functions Jason Merrill Red Hat, Inc. jason@redhat.com 1 Abstract The tree SSA project requires a tree representation of functions for the optimizers
Third Supplement dated 8 September 2015 to the Euro Medium Term Note Programme Base Prospectus dated 12 December 2014
Third Supplement dated 8 September 2015 to the Euro Medium Term Note Programme Base Prospectus dated 12 December 2014 HSBC France 20,000,000,000 Euro Medium Term Note Programme This third supplement (the
Chapitre 2 : Années cinquante
Chapitre 2 : Années cinquante 1. Langage de programmation 2. Répertoire d instruction 3. Format d instruction 4. Modes d adressage 5. Type de langage machine 6. Technologie et logiciels 7. Premiers répertoire
Account Manager H/F - CDI - France
Account Manager H/F - CDI - France La société Fondée en 2007, Dolead est un acteur majeur et innovant dans l univers de la publicité sur Internet. En 2013, Dolead a réalisé un chiffre d affaires de près
SUN SEEBEYOND ebam STUDIO RELEASE NOTES. Release 5.1.2
SUN SEEBEYOND ebam STUDIO RELEASE NOTES Release 5.1.2 Copyright 2006 Sun Microsystems, Inc., 4150 Network Circle, Santa Clara, California 95054, U.S.A. All rights reserved. Sun Microsystems, Inc. has intellectual
Office of the Auditor General / Bureau du vérificateur général FOLLOW-UP TO THE 2007 AUDIT OF THE DISPOSAL OF PAVEMENT LINE MARKER EQUIPMENT 2009
Office of the Auditor General / Bureau du vérificateur général FOLLOW-UP TO THE 2007 AUDIT OF THE DISPOSAL OF PAVEMENT LINE MARKER EQUIPMENT 2009 SUIVI DE LA VÉRIFICATION DE L ALIÉNATION D UNE TRACEUSE
Intégrez SharePoint Avec Lotus Notes
Intégrez SharePoint Avec Lotus Notes Atteignez vos objectifs de collaboration En contenant votre budget Philippe Cohen Directeur des Ventes, France philc@mainsoft.com Direct: 01 70 61 78 17 Agenda SharePoint
Archived Content. Contenu archivé
ARCHIVED - Archiving Content ARCHIVÉE - Contenu archivé Archived Content Contenu archivé Information identified as archived is provided for reference, research or recordkeeping purposes. It is not subject
Liste d'adresses URL
Liste de sites Internet concernés dans l' étude Le 25/02/2014 Information à propos de contrefacon.fr Le site Internet https://www.contrefacon.fr/ permet de vérifier dans une base de donnée de plus d' 1
ESMA REGISTERS OJ/26/06/2012-PROC/2012/004. Questions/ Answers
ESMA REGISTERS OJ/26/06/2012-PROC/2012/004 Questions/ Answers Question n.10 (dated 18/07/2012) In the Annex VII Financial Proposal, an estimated budget of 1,500,000 Euro is mentioned for the total duration
POB-JAVA Documentation
POB-JAVA Documentation 1 INTRODUCTION... 4 2 INSTALLING POB-JAVA... 5 Installation of the GNUARM compiler... 5 Installing the Java Development Kit... 7 Installing of POB-Java... 8 3 CONFIGURATION... 9
Le langage OCaml et la programmation des GPU
Le langage OCaml et la programmation des GPU GPU programming with OCaml Mathias Bourgoin - Emmanuel Chailloux - Jean-Luc Lamotte Le projet OpenGPU : un an plus tard Ecole Polytechnique - 8 juin 2011 Outline
REQUEST FORM FORMULAIRE DE REQUÊTE
REQUEST FORM FORMULAIRE DE REQUÊTE ON THE BASIS OF THIS REQUEST FORM, AND PROVIDED THE INTERVENTION IS ELIGIBLE, THE PROJECT MANAGEMENT UNIT WILL DISCUSS WITH YOU THE DRAFTING OF THE TERMS OF REFERENCES
EPREUVE D EXPRESSION ORALE. SAVOIR et SAVOIR-FAIRE
EPREUVE D EXPRESSION ORALE SAVOIR et SAVOIR-FAIRE Pour présenter la notion -The notion I m going to deal with is The idea of progress / Myths and heroes Places and exchanges / Seats and forms of powers
A high-level implementation of software pipelining in LLVM
A high-level implementation of software pipelining in LLVM Roel Jordans 1, David Moloney 2 1 Eindhoven University of Technology, The Netherlands r.jordans@tue.nl 2 Movidius Ltd., Ireland 2015 European
Formation à l ED STIC ED STIC Doctoral education. Hanna Klaudel
Formation à l ED STIC ED STIC Doctoral education Hanna Klaudel Texte de référence / Text of low L arrêté de 7 août 2006 : «Les écoles doctorales proposent aux doctorants les formations utiles à leur projet
Archived Content. Contenu archivé
ARCHIVED - Archiving Content ARCHIVÉE - Contenu archivé Archived Content Contenu archivé Information identified as archived is provided for reference, research or recordkeeping purposes. It is not subject
Sun Enterprise Optional Power Sequencer Installation Guide
Sun Enterprise Optional Power Sequencer Installation Guide For the Sun Enterprise 6500/5500 System Cabinet and the Sun Enterprise 68-inch Expansion Cabinet Sun Microsystems, Inc. 901 San Antonio Road Palo
Guidance on Extended Producer Responsibility (EPR) Analysis of EPR schemes in the EU and development of guiding principles for their functioning
(EPR) Analysis of in the EU and development of guiding principles for their functioning In association with: ACR+ SITA LUNCH DEBATE 25 September 2014 Content 1. Objectives and 2. General overview of in
ISO 10303-xx STEP. Sommaire. étendue. STandard for the Exchange of Product model data. Hervé Panetto CRAN Herve.Panetto@cran.uhp-nancy.fr. nancy.
ISO 10303-xx STEP STandard for the Exchange of Product model data Hervé Panetto CRAN Herve.Panetto@cran.uhp-nancy.fr nancy.fr Sommaire 1. Architecture 2. Un protocole d application : AP214 3. Conclusions
REQUEST FORM FORMULAIRE DE REQUÊTE
REQUEST FORM FORMULAIRE DE REQUÊTE ON THE BASIS OF THIS REQUEST FORM, AND PROVIDED THE INTERVENTION IS ELIGIBLE, THE PROJECT MANAGEMENT UNIT WILL DISCUSS WITH YOU THE DRAFTING OF THE TERMS OF REFERENCES
Archived Content. Contenu archivé
ARCHIVED - Archiving Content ARCHIVÉE - Contenu archivé Archived Content Contenu archivé Information identified as archived is provided for reference, research or recordkeeping purposes. It is not subject
Solaris 10 Documentation README
Solaris 10 Documentation README Sun Microsystems, Inc. 4150 Network Circle Santa Clara, CA 95054 U.S.A. Part No: 817 0550 10 January 2005 Copyright 2005 Sun Microsystems, Inc. 4150 Network Circle, Santa
Language Processing Systems
Language Processing Systems Evaluation Active sheets 10 % Exercise reports 30 % Midterm Exam 20 % Final Exam 40 % Contact Send e-mail to hamada@u-aizu.ac.jp Course materials at www.u-aizu.ac.jp/~hamada/education.html
Solaris 9 9/05 Installation Roadmap
Solaris 9 9/05 Installation Roadmap This document is a guide to the DVD-ROM, CD-ROMs, and documents involved in installing the Solaris 9 9/05 software. Unless otherwise specified, this document refers
Centre International de Hautes Etudes Agronomiques MÄditerranÄennes. International Centre for Advanced Mediterranean Agronomic Studies POINT 9
Centre International de Hautes Etudes Agronomiques MÄditerranÄennes International Centre for Advanced Mediterranean Agronomic Studies 126 CA (11) 8 POINT 9 QUESTIONS DIVERSES / MISCELLANEOUS IAM/MAI CHANIA
CIS570 Lecture 9 Reuse Optimization II 3
Reuse Optimization Last time Discussion (SCC) Loop invariant code motion Reuse optimization: Value numbering Today More reuse optimization Common subexpression elimination (CSE) Partial redundancy elimination
Commutative Replicated Data Types for the Semantic Web. Pascal Molli Kickoff Kolflow Feb 2011
Commutative Replicated Data Types for the Semantic Web Pascal Molli Kickoff Kolflow Feb 2011 What is CRDTs CRDTs stands for Commutative Replicated Data Types It is a class of replication algorithms that
Finite speed of propagation in porous media. by mass transportation methods
Finite speed of propagation in porous media by mass transportation methods José Antonio Carrillo a, Maria Pia Gualdani b, Giuseppe Toscani c a Departament de Matemàtiques - ICREA, Universitat Autònoma
In France. page 2. In Belgium. page 3. In Germany. page 4. In Greece page 5
N Projet : 2011-1-FR1-LEO05-24448 Titre : Euro-DIM - Dispositif d Intégration de la Mobilité européenne pour les apprentis This document is the result of the work of educational leaders in Euro-DIM project.
Sélection adaptative de codes polyédriques pour GPU/CPU
Sélection adaptative de codes polyédriques pour GPU/CPU Jean-François DOLLINGER, Vincent LOECHNER, Philippe CLAUSS INRIA - Équipe CAMUS Université de Strasbourg Saint-Hippolyte - Le 6 décembre 2011 1 Sommaire