(Synchronous) Sequential Circuits
|
|
- Samantha Reynolds
- 7 years ago
- Views:
Transcription
1 Chapter 6 (Synchronous) Sequential Circuits J.J. Shann
2 Contents 6-1 Sequential Circuit Definitions 6-2 Latches 6-3 Flip-Flops 6-6 Other Flip-Flop Types 6-4 (Sync.) Sequential Circuit Analysis 6-5 (Sync.) Sequential Circuit Design 6-7 HDL Representation for Sequential Circuits VHDL ( ) 6-8 HDL Representation for Sequential Circuits Verilog ( ) 6-9 Chapter Summary J.J. Shann 6-2
3 6-1 Sequential Circuit Definitions Combinational circuit: no memory elements (inputs) (outputs) Sequential circuit: storage elements: devices capable of storing binary information (state) (inputs, present state) (outputs, next state) J.J. Shann 6-3
4 Logic structures for storing information: E.g.s: J.J. Shann 6-4
5 Types of Sequential Circuits Classification: depends on the timing of their signals. Two main types: 1. Synchronous seq ckt: Its behavior can be defined from the knowledge of its signals at discrete instants of time. Storage elements: e.g., flip-flops 2. Asynchronous seq ckt: ( 補充資料 ) Its behavior depends upon the input signals at any instant of time and the order in which the inputs change. Storage elements: e.g., latches, feedback paths Disadv.: may be unstable & difficult to design J.J. Shann 6-5
6 Synchronous Sequential Circuits Clocked seq ckts: most commonly used sync seq ckts is syn seq ckts that use clock pulses in the inputs of storage elements has a master-clock generator to generate a periodic train of clock pulses The clock pulses are distributed throughout the system. Storage elements are affected only w/ the arrival of each pulse. Adv.: seldom manifest instability problems Storage elements: flip-flops flip-flop: a binary cell capable of storing one bit of information The state of a flip-flop can change only during a clock pulse transition. The transition from one state to the next occurs only at predetermined time intervals dictated by the clock pulses. J.J. Shann 6-6
7 Block diagram of a clocked sequential ckt: J.J. Shann 6-7
8 6-2 Latches Latches: are asynchronous seq ckts are the basic ckts from which all flip-flops are constructed J.J. Shann 6-8
9 A. SR and SR Latches SR latch SR latch SR latch w/ control input J.J. Shann 6-9
10 SR Latch SR latch: w/ NOR gates Useful states: Set state: Q = 1, Q = 0 Reset state: Q = 0, Q = 1 Undefined states: Q = Q J.J. Shann 6-10
11 Logic simulation of SR latch behavior S R Q No change (Q + = Q) 0 1 Reset (Q + = 0) 1 0 Set (Q + = 1) 1 1 Indeterminate Q + : next state of Q J.J. Shann 6-11
12 S R Latch S R latch: w/ NAND gates J.J. Shann 6-12
13 S R Q No change (Q + = Q) 1 0 Reset (Q + = 0) 0 1 Set (Q + = 1) 0 0 Indeterminate J.J. Shann 6-13
14 SR Latch w/ Control Input SR latch w/ control input: The indeterminate condition makes this ckt difficult to manage & it is seldom used in practice. It is an important ckt (other latches & flip-flops are constructed from it) J.J. Shann 6-14
15 B. D Latch D latch D latch w/ transmission gates J.J. Shann 6-15
16 D Latch D latch (w/ control input): Disadv. of a latch w/ control input: The state of latch may keep changing for as long as the control input stays in the active level. J.J. Shann 6-16
17 D latch w/ transmission gates: J.J. Shann 6-17
18 6-3 Flip-Flops Flip-flop vs. Latch: Latch w/ control input: can change state in response to the inputs anytime the control input is in the active level. The latch is controlled by the level of its control input. Flip-flop: responses only to a transition of a triggering input called the clock. Positive-edge trigger: 0 1 Negative-edge trigger: 1 0 J.J. Shann 6-18
19 Clock response in latch & flip-flop: J.J. Shann 6-19
20 Latch Flip-flop: 1. Master-slave flip-flop: pulse-triggered f-f Employ two latches in a special configuration that isolates the output of the flip-flop from being affected while its input is changing. 2. Edge-triggered flip-flop: Produce a flip-flop that triggers only during a signal transition, and is disabled during the rest of the clock pulse duration. J.J. Shann 6-20
21 A. Master-Slave Flip-Flops SR master-slave flip-flop: J.J. Shann 6-21
22 Logic simulation of an SR master-slave flip-flop: J.J. Shann 6-22
23 Master-slave D f-f Negative edge-triggered D flip-flop Positive edge-triggered D flip-flop J.J. Shann 6-23
24 B. Edge-Triggered Flip-Flop Master-slave f-f Edge-triggered f-f Negative edge-triggered D flip-flop Positive edge-triggered D flip-flop J.J. Shann 6-24
25 Timing Setup time: the minimum time for which the D input must be maintained at a constant value prior to the occurrence of the clock transition Hold time: the minimum time for which the D input must not change after the application of the positive transition of the clock Propagation delay time: the time interval b/t the trigger edge and the stabilization of the output to a new state J.J. Shann 6-25
26 C. Flip-Flop Timing Clock pulse width, t w Setup time, t s Hold time, t h Propagation delay times, t PHL, t PLH, t pd J.J. Shann 6-26
27 D. Standard Graphics Symbols J.J. Shann 6-27
28 E. Direct Inputs Direct inputs: asynchronous inputs are used to force the flip-flop to a particular state independent of the clock. When power is turned on in a digital system, the state of the flipflops is unknown. The direct inputs are useful for bringing all flip-flops in the system to a known starting state prior to the clocked operation. Types of direct inputs: Preset: direct set, sets the f-f to 1 Clear: direct reset, sets the f-f to 0 J.J. Shann 6-28
29 E.g.: D f-f w/ direct set and reset J.J. Shann 6-29
30 6-6 Other Flip-Flop Types JK flip-flop T flip-flop J.J. Shann 6-30
31 J-K Flip-Flop JK flip-flop J.J. Shann 6-31
32 T Flip-Flop J.J. Shann 6-32
33 Flip-Flop Logic, Characteristic Tables & Equations, and Excitation Tables J.J. Shann 6-33
34 6-4 (Sync) Sequential Circuit Analysis Synchronous seq ckt: includes f-fs w/ the clock inputs driven directly or indirectly by a clock signal and the direct sets and resets are unused during the normal functioning of the ckt The behavior of a seq ckt is determined from the inputs, outputs, and present state of the ckt. Analysis of a seq ckt: obtain a suitable description that demonstrates the time sequence of inputs, outputs, and states J.J. Shann 6-34
35 A. Analysis w/ D Flip-Flops E.g. 1: J.J. Shann 6-35
36 <Analysis> 1. Flip-flop input equations & Output equations: D A = AX + D B = AX Y = (A + B)X BX 2. Next state equation: A( t + 1) = DA = AX + B( t + 1) = D = B AX BX J.J. Shann 6-36
37 3. State table: Next state equations: Output equations: A ( t + 1) = AX + B ( t + 1) = AX Y = AX + BX BX J.J. Shann 6-37
38 (One-dimensional) State table Two-dimensional state table 1 J.J. Shann 6-38
39 input/output 4. State diagram: X/Y 0/0 1/ /1 0/1 0/1 1/0 1/0 10 1/0 11 J.J. Shann 6-39
40 Example 2 E.g. 2: 1. Flip-Flop input equations & Output equations: D A = A X Y Z = A 2. Next-state equation: A + = D A = A X Y J.J. Shann 6-40
41 3. State table: A + Z = A = A X Y 4. State diagram: 01, 10 00, 11 0/0 1/1 00, 11 01, 10 J.J. Shann 6-41
42 補充資料 :Analysis w/ JK Flip-Flops Example: J.J. Shann 6-42
43 1. Flip-flop input equations & Output equations: J A = B K A = B x J B = x K B = A x + A x = A x 2. Next state equations: A + = J A A + K A A = A B + A B + A x B + = J B B + K B B = B x + A B x + A B x J.J. Shann 6-43
44 3. State table: A + = A B + A B + A x B + = B x + A B x + A B x J.J. Shann 6-44
45 4. State diagram J.J. Shann 6-45
46 B. Mealy Model vs. Moore Model Mealy model: is a model of seq ckts in which the outputs depend on both the inputs and the present states. X i Inputs Combinational Logic for Outputs and Next State Z k Outputs State Register Clock State Feedback E.g. 1: J.J. Shann 6-46
47 E.g. 1: Y = (A + B)X J.J. Shann 6-47
48 Moore model: is a model of seq ckts in which the outputs depend only on the present states. State Register X Inputs i Combinational Logic for Next State (Flip-flop Inputs) Comb. Logic for Outputs Z k Outputs Clock state feedback E.g. 2: J.J. Shann 6-48
49 E.g. 2: Z = A J.J. Shann 6-49
50 Comparison: Moore model: The outputs of the ckt are synchronized w/ the clock. ( the outputs depend on only flip-flop outputs that are synchronized w/ the clock) Mealy model: The outputs may change if the inputs change during the clock cycle. Moore-model State Register Mealy-model X Inputs i Combinational Logic for Next State (Flip-flop Inputs) Comb. Logic for Outputs Z Outputs k X Inputs i Combinational Logic for Outputs and Next State Z Outputs k Clock State Register Clock State Feedback state feedback J.J. Shann 6-50
51 C. Sequential Circuit Timing Analysis of a seq ckt: analyze the function of the ckt analyze the performance of the ckt max input-to-output delay the max clock frequency, f max, at which the ckt can operate clock frequency f= 1/t p, t p : the clock period f max = 1/t p-min, t p-min : the min allowable clock period J.J. Shann 6-51
52 Sequential Circuit Timing Parameters Sequential ckt timing parameters: i. f-f propagation delay: t pd,ff ii. comb logic delay through the chain of gates along the path: t pd,comb iii. f-f setup time: t s (iv. slack time, t slack : the extra time allowed in the clock period beyond that required by the path) J.J. Shann 6-52
53 For edge-triggered flip-flops: determine the longest delay from the triggering edge of the clock to the next triggering edge of the clock. J.J. Shann 6-53
54 For pulse-triggered flip-flops: J.J. Shann 6-54
55 Sequential Circuit Timing Paths Sequential ckt timing paths: t i : the latest time that the input changes after the positive clock edge t o : the latest time that the output is permitted to change prior to the next clock edge J.J. Shann 6-55
56 Propagation delay for a path of type P FF,FF : tp = tslack + (tpd,ff + tpd,comb + t = p max (tpd,ff + tpd,comb + ts ) tp,min t s ) J.J. Shann 6-56
57 Example 6-1: Clock Period and Frequency Calculations Example 6-1: Suppose that all f-fs used are the same and have t pd = 0.2 ns and t s = 0.1 ns. Then the longest path beginning and ending w/ a f-f will be the path w/ the largest t pd,comb. Further, suppose that the largest t pd,comb is 1.3 ns and that t p has been set to 1.5 ns. <Ans.> 1.5 ns = t = tslack tslack =.1ns (contradiction w/ t p is too small t t 1.6 ns 1.6 ns slack + 0 tslack p p,min = f max = 1/1.6 ns = 625 MHZ 0) J.J. Shann 6-57
58 Discussion If t p is too large to meet the ckt specifications: employ faster logic cells or change the ckt design to reduce the problematic path delays through the ckt Hold time: t h does not appear in the clock period equation. relates to another timing constraint equation dealing w/ one or both of 2 specific situations: output changes arrive at the inputs of one or more f-fs too soon the clock signals reaching one or more f-f are somehow delayed (clock skew) J.J. Shann 6-58
59 D. Simulation Sequential ckt simulation: The input patterns must be applied in a sequence. There must be some means to place the ckt in a known state. Observe the state to verify correctness. Deal with the timing of application of inputs and observation of outputs relative to the active clock edge. Function simulation Objective: determination or verification of the function of the ckt Assumption: Ckt components has no delay or a very small delay. Timing simulation Objective: verification of the proper op of the ckt in terms of timing Ckt components has realistic delays. J.J. Shann 6-59
60 Simulation timing: J.J. Shann 6-60
61 6-5 (Sync) Sequential Circuit Design Design procedure: 1. Specification: Write a specification for the ckt. 2. Formulation: Obtain either a state diagram or state table from the statement of the problem. (correctness) * State reduction: Reduce the # of states if necessary. 3. State assignment: Assign binary codes to the states and obtain the binary-coded state table. 4. Flip-flop input equation determination: Select the flipflop type or types. Derive the flip-flop input equations from the next-state entries in the encoded state table. 5. Output equation determination: Derive output equations from the output entries in the state table. J.J. Shann 6-61
62 6. Optimization: Optimize the flip-flop input equations and output equations. 7. Technology mapping: Draw a logic diagram of the ckt using flip-flops, ANDs, ORs, and inverters. Transform the logic diagram to a new diagram using the available flip-flop and gate technology. 8. Verification: Verify the correctness of the final design. J.J. Shann 6-62
63 Initial State Initial state: Async and sync reset for D flip-flops J.J. Shann 6-63
64 Example 6-2 E.g.: Sequence recognizer of 1101 Problem description: Recognize the occurrence of the sequence of bits 1101 on input X by making output Z equal to 1 when the previous three inputs to the circuit were 110 and current input is a 1, regardless of where it occurs in a sequence. Otherwise, Z equals 0. The circuit has direct resets on its flip-flops to initialize the state of the circuit to all zeros. J.J. Shann 6-64
65 State diagram: (cont d) J.J. Shann 6-65
66 State table: J.J. Shann 6-66
67 Example E.g.: Sequence detector of three or more consecutive 1 s (Moore-type) Design a ckt that detects three or more consecutive 1 s in a string of bits coming through an input line. <Ans> State table: State diagram Present Input Next Output state x state y S 0 0 S 0 0 S 0 1 S 1 0 S 1 0 S 0 0 S 1 1 S 2 0 S 2 0 S 0 0 S 2 1 S 3 0 S 3 0 S 0 1 S 3 1 S 3 1 J.J. Shann 6-67
68 Example 6-3 E.g.: Finding a state diagram for a BCD-to-excess-3 decoder Formulation: Sequence tables for code converter J.J. Shann 6-68
69 State diagram: (cont d) J.J. Shann 6-69
70 Flip-Flop Excitation Tables Select the flip-flop type or types Flip-flop excitation tables: (p.6-51) J.J. Shann 6-70
71 Designing Using D Flip-Flops Example 6-2: Sequence detector State diagram: State table: J.J. Shann 6-71
72 State assignment: A = 00, B = 01, C = 11, D = 10 Binary coded state table: J.J. Shann 6-72
73 Excitation table of D f-f F-F input eqs & output eq: A( t + 1) = DA( A, B, X ) = Σm(3,6,7) B( t + 1) = DB ( A, B, C) = Σm(1,3,5,7) Z( A, B, X ) = Σm(5) J.J. Shann 6-73
74 Logic diagram: D A = AB + BX D B = X Z = ABX J.J. Shann 6-74
75 Designing w/ Unused States Example: State table: 3 unused states J.J. Shann 6-75
76 Maps for optimizing flip-flop input equations: J.J. Shann 6-76
77 Logic diagram: D A = AX + BX + B C D B = A C X + A B X D C = X J.J. Shann 6-77
78 Verification Verification of sync seq ckts: show that the ckt produces the original state diagram or state table used states unused states Manual verification: for small ckts analyze the ckt Verification w/ simulation requires a sequence of input combinations and applied clocks J.J. Shann 6-78
79 Example 6-4 E.g.: Verifying the sequence recognizer Test generation for simulation J.J. Shann 6-79
80 Simulation J.J. Shann 6-80
Chapter 5. Sequential Logic
Chapter 5 Sequential Logic Sequential Circuits (/2) Combinational circuits: a. contain no memory elements b. the outputs depends on the current inputs Sequential circuits: a feedback path outputs depends
More informationChapter 7. Registers & Register Transfers. J.J. Shann. J. J. Shann
Chapter 7 Registers & Register Transfers J. J. Shann J.J. Shann Chapter Overview 7- Registers and Load Enable 7-2 Register Transfers 7-3 Register Transfer Operations 7-4 A Note for VHDL and Verilog Users
More informationLatches, the D Flip-Flop & Counter Design. ECE 152A Winter 2012
Latches, the D Flip-Flop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
More informationLesson 12 Sequential Circuits: Flip-Flops
Lesson 12 Sequential Circuits: Flip-Flops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
More informationEngr354: Digital Logic Circuits
Engr354: igital Circuits Chapter 7 Sequential Elements r. Curtis Nelson Sequential Elements In this chapter you will learn about: circuits that can store information; Basic cells, latches, and flip-flops;
More informationMemory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
More informationSequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
More informationSequential Logic Design Principles.Latches and Flip-Flops
Sequential Logic Design Principles.Latches and Flip-Flops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and Flip-Flops S-R Latch
More informationModeling Sequential Elements with Verilog. Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. Chien-Nan Liu TEL: 03-4227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 4-1 Sequential Circuit Outputs are functions of inputs and present states of storage elements
More informationCHAPTER 11 LATCHES AND FLIP-FLOPS
CHAPTER 11 LATCHES AND FLIP-FLOPS This chapter in the book includes: Objectives Study Guide 11.1 Introduction 11.2 Set-Reset Latch 11.3 Gated D Latch 11.4 Edge-Triggered D Flip-Flop 11.5 S-R Flip-Flop
More informationCombinational Logic Design Process
Combinational Logic Design Process Create truth table from specification Generate K-maps & obtain logic equations Draw logic diagram (sharing common gates) Simulate circuit for design verification Debug
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
More informationCounters. Present State Next State A B A B 0 0 0 1 0 1 1 0 1 0 1 1 1 1 0 0
ounter ounters ounters are a specific type of sequential circuit. Like registers, the state, or the flip-flop values themselves, serves as the output. The output value increases by one on each clock cycle.
More informationECE380 Digital Logic
ECE38 igital Logic Flip-Flops, Registers and Counters: Flip-Flops r.. J. Jackson Lecture 25- Flip-flops The gated latch circuits presented are level sensitive and can change states more than once during
More informationTheory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
More informationChapter 9 Latches, Flip-Flops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, Flip-Flops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
More informationETEC 2301 Programmable Logic Devices. Chapter 10 Counters. Shawnee State University Department of Industrial and Engineering Technologies
ETEC 2301 Programmable Logic Devices Chapter 10 Counters Shawnee State University Department of Industrial and Engineering Technologies Copyright 2007 by Janna B. Gallaher Asynchronous Counter Operation
More informationSEQUENTIAL CIRCUITS. Block diagram. Flip Flop. S-R Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
More informationSet-Reset (SR) Latch
et-eset () Latch Asynchronous Level sensitive cross-coupled Nor gates active high inputs (only one can be active) + + Function 0 0 0 1 0 1 eset 1 0 1 0 et 1 1 0-? 0-? Indeterminate cross-coupled Nand gates
More informationCSE140: Components and Design Techniques for Digital Systems
CE4: Components and esign Techniques for igital ystems Tajana imunic osing ources: Where we are now What we ve covered so far (Chap -5, App. A& B) Number representations Boolean algebra OP and PO Logic
More informationFlip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
More informationFlip-Flops and Sequential Circuit Design. ECE 152A Winter 2012
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationFlip-Flops and Sequential Circuit Design
Flip-Flops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 Flip-Flops, Registers, Counters and a Simple Processor 7.5 T Flip-Flop 7.5. Configurable Flip-Flops 7.6
More informationCDA 3200 Digital Systems. Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012
CDA 3200 Digital Systems Instructor: Dr. Janusz Zalewski Developed by: Dr. Dahai Guo Spring 2012 Outline SR Latch D Latch Edge-Triggered D Flip-Flop (FF) S-R Flip-Flop (FF) J-K Flip-Flop (FF) T Flip-Flop
More informationHaving read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an S-R flip-flop. describe how such a flip-flop can be SET and RESET. describe the disadvantage
More informationMaster/Slave Flip Flops
Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech - 3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationWEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
More informationTiming Methodologies (cont d) Registers. Typical timing specifications. Synchronous System Model. Short Paths. System Clock Frequency
Registers Timing Methodologies (cont d) Sample data using clock Hold data between clock cycles Computation (and delay) occurs between registers efinition of terms setup time: minimum time before the clocking
More informationLecture 10 Sequential Circuit Design Zhuo Feng. Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 2010
EE4800 CMOS igital IC esign & Analysis Lecture 10 Sequential Circuit esign Zhuo Feng 10.1 Z. Feng MTU EE4800 CMOS igital IC esign & Analysis 2010 Sequencing Outline Sequencing Element esign Max and Min-elay
More informationLecture 7: Clocking of VLSI Systems
Lecture 7: Clocking of VLSI Systems MAH, AEN EE271 Lecture 7 1 Overview Reading Wolf 5.3 Two-Phase Clocking (good description) W&E 5.5.1, 5.5.2, 5.5.3, 5.5.4, 5.5.9, 5.5.10 - Clocking Note: The analysis
More informationTopics of Chapter 5 Sequential Machines. Memory elements. Memory element terminology. Clock terminology
Topics of Chapter 5 Sequential Machines Memory elements Memory elements. Basics of sequential machines. Clocking issues. Two-phase clocking. Testing of combinational (Chapter 4) and sequential (Chapter
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationIE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1)
IE1204 Digital Design F12: Asynchronous Sequential Circuits (Part 1) Elena Dubrova KTH / ICT / ES dubrova@kth.se BV pp. 584-640 This lecture IE1204 Digital Design, HT14 2 Asynchronous Sequential Machines
More informationL4: Sequential Building Blocks (Flip-flops, Latches and Registers)
L4: Sequential Building Blocks (Flip-flops, Latches and Registers) Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Prof. Randy Katz (Unified
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationSo far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
More informationIntroduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems
Harris Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH
More informationContents COUNTER. Unit III- Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divide-by-2 Counter... 3 Toggle Flip-Flop...3 Frequency Division using Toggle Flip-flops...5 Truth Table for a 3-bit Asynchronous Up Counter...6 Modulo
More informationLecture 11: Sequential Circuit Design
Lecture 11: Sequential Circuit esign Outline Sequencing Sequencing Element esign Max and Min-elay Clock Skew Time Borrowing Two-Phase Clocking 2 Sequencing Combinational logic output depends on current
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationCS311 Lecture: Sequential Circuits
CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flip-flops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationDATA SHEET. HEF40193B MSI 4-bit up/down binary counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationSequential Circuit Design
Sequential Circuit Design Lan-Da Van ( 倫 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C. Fall, 2009 ldvan@cs.nctu.edu.tw http://www.cs.nctu.edu.tw/~ldvan/ Outlines
More informationDM74LS169A Synchronous 4-Bit Up/Down Binary Counter
Synchronous 4-Bit Up/Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting applications. Synchronous operation
More informationLecture 10: Sequential Circuits
Introduction to CMOS VLSI esign Lecture 10: Sequential Circuits avid Harris Harvey Mudd College Spring 2004 Outline q Sequencing q Sequencing Element esign q Max and Min-elay q Clock Skew q Time Borrowing
More informationAsynchronous counters, except for the first block, work independently from a system clock.
Counters Some digital circuits are designed for the purpose of counting and this is when counters become useful. Counters are made with flip-flops, they can be asynchronous or synchronous and they can
More informationA New Paradigm for Synchronous State Machine Design in Verilog
A New Paradigm for Synchronous State Machine Design in Verilog Randy Nuss Copyright 1999 Idea Consulting Introduction Synchronous State Machines are one of the most common building blocks in modern digital
More information74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation is provided by having all flip-flops
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute. 2nd (Spring) term 2012/2013
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 4. LECTURE: COUNTERS AND RELATED 2nd (Spring) term 2012/2013 1 4. LECTURE: COUNTERS AND RELATED 1. Counters,
More informationWiki Lab Book. This week is practice for wiki usage during the project.
Wiki Lab Book Use a wiki as a lab book. Wikis are excellent tools for collaborative work (i.e. where you need to efficiently share lots of information and files with multiple people). This week is practice
More informationDIGITAL TECHNICS II. Dr. Bálint Pődör. Óbuda University, Microelectronics and Technology Institute
DIGITAL TECHNICS II Dr. Bálint Pődör Óbuda University, Microelectronics and Technology Institute 2. LECTURE: ELEMENTARY SEUENTIAL CIRCUITS: FLIP-FLOPS 1st year BSc course 2nd (Spring) term 2012/2013 1
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS ogic Family Specifications The IC6 74C/CT/CU/CMOS ogic Package Information The IC6 74C/CT/CU/CMOS ogic
More informationPROGETTO DI SISTEMI ELETTRONICI DIGITALI. Digital Systems Design. Digital Circuits Advanced Topics
PROGETTO DI SISTEMI ELETTRONICI DIGITALI Digital Systems Design Digital Circuits Advanced Topics 1 Sequential circuit and metastability 2 Sequential circuit - FSM A Sequential circuit contains: Storage
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationBINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
More information1-800-831-4242
Distributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. DM74LS161A DM74LS163A Synchronous 4-Bit Binary Counters General Description
More information7. Latches and Flip-Flops
Chapter 7 Latches and Flip-Flops Page 1 of 18 7. Latches and Flip-Flops Latches and flip-flops are the basic elements for storing information. One latch or flip-flop can store one bit of information. The
More informationDM54161 DM74161 DM74163 Synchronous 4-Bit Counters
DM54161 DM74161 DM74163 Synchronous 4-Bit Counters General Description These synchronous presettable counters feature an internal carry look-ahead for application in high-speed counting designs The 161
More informationDigital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill
Digital Systems Based on Principles and Applications of Electrical Engineering/Rizzoni (McGraw Hill Objectives: Analyze the operation of sequential logic circuits. Understand the operation of digital counters.
More informationFig1-1 2-bit asynchronous counter
Digital electronics 1-Sequential circuit counters Such a group of flip- flops is a counter. The number of flip-flops used and the way in which they are connected determine the number of states and also
More informationCHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
More informationModeling Latches and Flip-flops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationTo design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JK-Flip-Flop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationDM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs
August 1986 Revised March 2000 DM74LS112A Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary General Description This device contains two independent negative-edge-triggered
More informationSequential Circuits. Combinational Circuits Outputs depend on the current inputs
Principles of VLSI esign Sequential Circuits Sequential Circuits Combinational Circuits Outputs depend on the current inputs Sequential Circuits Outputs depend on current and previous inputs Requires separating
More informationDigital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian E-mail: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief E-mail: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An n-bit register
More informationCounters & Shift Registers Chapter 8 of R.P Jain
Chapter 3 Counters & Shift Registers Chapter 8 of R.P Jain Counters & Shift Registers Counters, Syllabus Design of Modulo-N ripple counter, Up-Down counter, design of synchronous counters with and without
More informationDesign Example: Counters. Design Example: Counters. 3-Bit Binary Counter. 3-Bit Binary Counter. Other useful counters:
Design Eample: ers er: a sequential circuit that repeats a specified sequence of output upon clock pulses. A,B,C,, Z. G, O, T, E, R, P, S,!.,,,,,,,7. 7,,,,,,,.,,,,,,,,,,,. Binary counter: follows the binary
More informationDM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock
September 1986 Revised March 2000 DM74LS193 Synchronous 4-Bit Binary Counter with Dual Clock General Description The DM74LS193 circuit is a synchronous up/down 4-bit binary counter. Synchronous operation
More informationClocking. Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 Clocks 1
ing Figure by MIT OCW. 6.884 - Spring 2005 2/18/05 L06 s 1 Why s and Storage Elements? Inputs Combinational Logic Outputs Want to reuse combinational logic from cycle to cycle 6.884 - Spring 2005 2/18/05
More informationDigital Fundamentals
igital Fundamentals with PL Programming Floyd Chapter 9 Floyd, igital Fundamentals, 10 th ed, Upper Saddle River, NJ 07458. All Rights Reserved Summary Latches (biestables) A latch is a temporary storage
More informationDigital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
More informationCounters are sequential circuits which "count" through a specific state sequence.
Counters Counters are sequential circuits which "count" through a specific state sequence. They can count up, count down, or count through other fixed sequences. Two distinct types are in common usage:
More informationFinite State Machine. RTL Hardware Design by P. Chu. Chapter 10 1
Finite State Machine Chapter 10 1 Outline 1. Overview 2. FSM representation 3. Timing and performance of an FSM 4. Moore machine versus Mealy machine 5. VHDL description of FSMs 6. State assignment 7.
More informationENEE 244 (01**). Spring 2006. Homework 5. Due back in class on Friday, April 28.
ENEE 244 (01**). Spring 2006 Homework 5 Due back in class on Friday, April 28. 1. Fill up the function table (truth table) for the following latch. How is this latch related to those described in the lectures
More informationASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
More information路 論 Chapter 15 System-Level Physical Design
Introduction to VLSI Circuits and Systems 路 論 Chapter 15 System-Level Physical Design Dept. of Electronic Engineering National Chin-Yi University of Technology Fall 2007 Outline Clocked Flip-flops CMOS
More information74AC191 Up/Down Counter with Preset and Ripple Clock
74AC191 Up/Down Counter with Preset and Ripple Clock General Description The AC191 is a reversible modulo 16 binary counter. It features synchronous counting and asynchronous presetting. The preset feature
More informationNOTE: The Flatpak version has the same pinouts (Connection Diagram) as the Dual In-Line Package.
PRESETTABLE BCD/DECADE UP/DOWN COUNTERS PRESETTABLE 4-BIT BINARY UP/DOWN COUNTERS The SN54/74LS90 is a synchronous UP/DOWN BCD Decade (842) Counter and the SN54/74LS9 is a synchronous UP/DOWN Modulo-6
More informationDM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs
DM7474 Dual Positive-Edge-Triggered D-Type Flip-Flops with Preset, Clear and Complementary Outputs General Description This device contains two independent positive-edge-triggered D-type flip-flops with
More informationECE232: Hardware Organization and Design. Part 3: Verilog Tutorial. http://www.ecs.umass.edu/ece/ece232/ Basic Verilog
ECE232: Hardware Organization and Design Part 3: Verilog Tutorial http://www.ecs.umass.edu/ece/ece232/ Basic Verilog module ();
More informationDIGITAL ELECTRONICS. Counters. By: Electrical Engineering Department
Counters By: Electrical Engineering Department 1 Counters Upon completion of the chapter, students should be able to:.1 Understand the basic concepts of asynchronous counter and synchronous counters, and
More informationLatch Timing Parameters. Flip-flop Timing Parameters. Typical Clock System. Clocking Overhead
Clock - key to synchronous systems Topic 7 Clocking Strategies in VLSI Systems Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Clocks help the design of FSM where
More informationCopyright Peter R. Rony 2009. All rights reserved.
Experiment No. 1. THE DIGI DESIGNER Experiment 1-1. Socket Connections on the Digi Designer Experiment No. 2. LOGIC LEVELS AND THE 7400 QUADRUPLE 2-INPUT POSITIVE NAND GATE Experiment 2-1. Truth Table
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationChapter 8. Sequential Circuits for Registers and Counters
Chapter 8 Sequential Circuits for Registers and Counters Lesson 3 COUNTERS Ch16L3- "Digital Principles and Design", Raj Kamal, Pearson Education, 2006 2 Outline Counters T-FF Basic Counting element State
More informationSystems I: Computer Organization and Architecture
Systems I: omputer Organization and Architecture Lecture 8: Registers and ounters Registers A register is a group of flip-flops. Each flip-flop stores one bit of data; n flip-flops are required to store
More informationDesign Verification & Testing Design for Testability and Scan
Overview esign for testability (FT) makes it possible to: Assure the detection of all faults in a circuit Reduce the cost and time associated with test development Reduce the execution time of performing
More informationLecture-3 MEMORY: Development of Memory:
Lecture-3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
More informationUpon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
More information54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter
54LS169 DM54LS169A DM74LS169A Synchronous 4-Bit Up Down Binary Counter General Description This synchronous presettable counter features an internal carry look-ahead for cascading in high-speed counting
More informationDATA SHEET. HEF4017B MSI 5-stage Johnson counter. For a complete data sheet, please also download: INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,
More informationDM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control
August 1986 Revised February 1999 DM74LS191 Synchronous 4-Bit Up/Down Counter with Mode Control General Description The DM74LS191 circuit is a synchronous, reversible, up/ down counter. Synchronous operation
More information54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control
54191 DM54191 DM74191 Synchronous Up Down 4-Bit Binary Counter with Mode Control General Description This circuit is a synchronous reversible up down counter The 191 is a 4-bit binary counter Synchronous
More informationDecimal Number (base 10) Binary Number (base 2)
LECTURE 5. BINARY COUNTER Before starting with counters there is some vital information that needs to be understood. The most important is the fact that since the outputs of a digital chip can only be
More information