DESIGN AND IMPLEMENTATION OF MULTIBIT FLIP FLOP FOR DIGITAL CIRCUITS


 Jade Golden
 2 years ago
 Views:
Transcription
1 DESIGN AND IMPLEMENTATION OF MULTIBIT FLIP FLOP FOR DIGITAL CIRCUITS K. HEMA LATHA (1), DR. A.SUBBA RAO (2) M.Tech., Electronic Design Technology,SR Engineering College (1) Assoc.prof.,Dept.of ECE, SR Engineering College (2) Abstract Power has become a burning issue in modern VLSI design. In modern integrated circuits, the power consumed by clocking gradually takes a dominant part. If a design is given, power consumption can be reduced by replacing some flipflops with fewer multibit flipflops. However, this procedure may affect the performance of the original circuit. Hence, the flipflop replacement without timing and placement capacity constraints violation becomes a quite complex problem. We have mentioned several techniques, to deal with the difficulty efficiently. Finally, a hierarchical way is used to merge flipflops. Besides power reduction, the objective of minimizing the total wire length is also considered. According to the experimental results, our design significantly reduces clock power and the running time is very short. In the largest test case, which contains large flipflops, this design can be used to replace flipflops and the power reduction can be reduced. Index Terms Clock power reduction, merging, multibit flipflop, replacement, wire length. I. Introduction Optimization in VLSI has been done on three factors: Area, Power and Timing (Speed).Reducing the space of logic which occupy on the die is known as Area Optimization. This is done in both frontend and backend of design. In frontend design, proper description of simplified Boolean expression and removing unused states will lead to minimize the gate/transistor utilization. But in backend of the design, Floor planning, Placement, and Routing are performed which is done by CAD tool. The CAD tool has a specific algorithm for each process to produce an area efficient design similar to Power optimization. Reducing the power dissipation of the design which suffers by operating voltage, operating frequency, and switching activity is known as Power Optimization. The first two factors are merely specified in design constraints but switching activity is a parameter which varies dynamically, based on the way that designs the logic and input vectors. Timing optimization or speed of the design refers to meeting the user constraints in efficient manner without any violation otherwise, improving performance of the design. High performance designs are achieved by proper placement, routing and sizing the element. The word optimization is approached in different ways by merging, instead of sizing the memory element. Some of the basic ideas of timing optimization approach are (a) Circuit re synthesis (b) gate resizing and (c) Circuit reposition as given in paper [1]. II. Related Work The idea of designing the multibit flipflop arises for power considerations and placement routability effectiveness. Some of them are discussed here: Minimization of dynamic clock power leads the way to merge the singlebit flipflops and constructed MultiBit FlipFlops. This merging process also has to satisfy the certain area constraint which decreases the total flipflop area in synchronous design as discussed in paper[2]. As given in paper [3],the clock power by congested constraints of unallocated bins and the length of constraints of the input and output signals of all the 1bit flipflop. Here redundant inverters in merging of singlebit flipflop are eliminated. The multibit flipflops are mostly viewed as low power design technique, MBFFs with larger bit numbers as possible to gain more clock power saving but larger bit number may lead to severe crosstalk s due to close interconnecting wires as discussed in paper [4].
2 A clustering and placement is done by reducing the interconnect wire length. Merging of FlipFlop is done through library that perform a coordinate transformation to identify those flipflops that can be merged and their legal regions. This approach reduces the wire length considerably as given in the paper [5] and paper [6]. a short circuit line. Fig 2 shows an example of merging two 1bit flipflops into one 2bit flipflop. Each 1bit flipflop contains two inverters, masterlatch and slavelatch. The Digital design uses the singlebit Flip Flop for memory applications and controller design. D flip flops are implemented in two ways which are MasterSlave latch pair and pulsetriggered latches. Most of the design involving standard cell follows MasterSlave approach because of the restricted timing constraints of pulse triggered latches. In masterslave approach, two latches are connected in serial manner with complementary clock signal in serial manner with complementary clock signal as given in paper [8]. III. Concept of Multi bit Flipflop Consider a single bit flipflop which has a single input and an output with a clock signal. Fig 1 shows an example of singlebit flipflop. A singlebit flipflop has two latches (Master latch and slave latch). Fig 2: An example of merging two 1bit flipflops into one 2bit flipflop. Therefore only two clock buffers are used in MBFF for one 2 bit flipflop rather than four clock buffers. Hence by merging singlebit flipflops into one multibit flipflop, duplicate inverters can be avoided or Hence number of inverters can be avoided. It lowers the total clock dynamic power consumption. By this way, the total area contributing to flipflops can also be reduced. IV. Proposed system Fig 1: SingleBit FlipFlop The latches need Clk and Clk 1. Signals to Perform the operations, such as shown in the fig 1.In order to have better delay from Clk Q, we will regenerate Clk from Clk 1. Hence, two inverters are required in the clock path. The operation is whenever the Clk is high with any input value, the master latch works as a black box or it does not work and the input passes to the slave latch since it acts as This proposed method is based on the idea of merging clock pulse as given in paper [6]. The working of singlebit D flip flop is similar to the D latch except that the output of D Flip Flop takes the state of the D input at the moment of a positive edge at the clock pin (or negative edge if the clock input is active low) and delays it by one clock cycle. That's why, it is commonly known as delay flips flop. The D FlipFlop can be interpreted as a delay line or zero order hold. The advantage of the D flipflop over the
3 Dtype "transparent latch" is that the signal on the D input pin is captured the moment the flipflop is clocked, and subsequent changes on the D input will be ignored until the next clock event. From the timing diagram in fig 3, it is clear that the output Q changes only at the positive edge as shown in paper [9]. At each positive edge the output Q becomes equal to the input Data at that instant and this value of Q is held until the next positive edge. Fig 5:Timing diagram for MBFF. Fig 3: Timing diagram for SBFF. Multibit Flip Flop which takes multiple data input and results in multiple data output. The working of multibit flip flop is same as singlebit flip flop, whenever the clock gets active state, flip flop latches all input to output. For inactive state the flip flop holds the data. The basic structure of multibit flip flop is given in fig 4 and its corresponding waveform is given in fig 5. Fig 4: MBFF Fig 6: Part of MBFF 32 schematic. This paper experimented the proposed technique by designing the SerialIn SerialOut using SBFF and MBFF separately. Designing of SISO has two reasons: SISO is basic sequential device and easy to analyze. Another one is pipelining. SISO of nbit register is nothing nstage pipeline for many application such as Serial Bit Communication. In this paper, both existing and proposed designs are analyzed using basic SISO sequential circuit. For existing system and proposed system, Serial in serial out circuits are constructed by SBFF and MBFF which are shown in fig 7 and fig 8 respectively. The operation is described as arrival of a clock pulse and
4 data at the D input of each flipflop is transferred to its Q output. If a 1 is to the input of the first flip flop. Then upon the arrival of the fist clock pulse, this 1 is transferred to the output of flipflop 1. After four clock pulses this 1 will be at the output of flipflop 4. In this manner, a four bit number can be Stored in the register. After four more clock pulses, this data will be shifted out of the register. Hence two SBFF s can be combined in to single MBFF. Hence two MBFF S are enough instead of four SBFF s as shown in the figure 8. V. Simulation results The proposed MBFF is coded in Verilog HDL, simulated using Xilinx ISim simulator, synthesized using Xilinx XST for Spartan 3E: XC3S500E4FG320 FPGA and verified for possible inputs given below. Inputs are generated using Verilog HDL test bench. The simulation result for MBFF is shown in the Figure 10. Fig 7: SISO using SBFF The output Q is generated after four clock cycles from four SBFF s. The output of SBFF1 is given as input to next SBFF and the process continues until the last SBFF4. Hence, after four clock cycles output is generated at Q. But when compared with MBFF, the SBFF requires two clock cycles to generate two output bits. In this way, area and power gets reduced since the number of flipflops are reduced. Fig 8: SISO using MBFF Fig 9: Schematic of MBFF32bit.
5 Fig 11: Schematic of MBFF32by16 Fig 10: Simulation Results of MBFF32bit Fig 12: Simulation Results of MBFF32by16 The schematic diagrams of MBFF are shown with their results. MBFF32x16 is formed from two MBFF16x8 s. In the above simulation, inputs are d0 to d31.the outputs are resulted from q0 to q31.the output changes along with the clock and input. Since it is a edge triggering flipflop, output changes only at the edge of clock. The output remains constant until next positive or depending on the type of edge triggering. When reset pin is zero, all the output values changes according to the input and clock. But when reset is one, the output values remain constant,until reset value changes. Our proposed technique reduces the designer s difficulty for analyzing all the flipflops for meeting the timing requirements. Some of the default parameter of FPGA such as default offset after out for clock, default period analysis are most probably fixed and those are not have much variation.
6 Fig 13: Comparison of SBFF and MBFF. From the above table, the letter I indicates SBFF and the letters II indicates MBFF. We can notice that from 4 bit to 32 bit flipflops, the values has changed drastically. Number of flipflops usage and clock buffer from 4,8,16,32 bit SBFF to 4,8,16,32 bit MBFF has also changed. Hence we can say that area got reduced by flipflop usage and power consumption reduced by clock power usage. For 32 bit SBFF Minimum input arrival time before clock: ns Maximum output required time after clock: 4.04 ns Memory usage: kilobytes Total power= watts For 32 bit MBFF Minimum input arrival time before clock: ns Maximum output required time after clock: 4.04 ns Memory usage: kilobytes Total power=5.665 watts The power for MBFF is calculated for a 32 bit MBFF. Actually the separate use of 32 SBFFs gives watts but by this merging process watts of power has been saved. Hence as said earlier this technique is also known as low power design technique. Experimental results are targeted to number of flip flop usage, delay and clock buffer. Flip flop area usage is minimized to a greater extent. Thus this proposed method is more suitable for reduction of hardware. By this we can say that it can be implemented in digital circuits widely. This MBFF is mostly used for temporary storage purposes like cache memory, SRAM, DRAM and also communication based SOC applications. VI.Conclusion To achieve reduced area, MBFF s are implemented by merging SBFF s for communication based SOC applications in order to achieve optimized area and power for performance improvement of system on chip(soc). Single bit flip flop and Multi bit flip flop are implemented to achieve reduced area. Various sizes of MBFF are implemented. This proposed method is implemented in Xilinx Virtex 5 FPGA family. References: [1] WenBen Jone and ChenLiang Fang, Timing Optimization by Gate Resizing and Critical Path Identification, Design Automation Conference,1993. [2] ZhiWei Chen and JinTai Yan, Routability Driven FlipFlop Merging Process for Clock Power Reduction,ComputerDesign(ICCD),IEEE,Internation al Conference, [3] JinTai Yan and ZhiWei Chen, Construction of Constrained MultiBit FlipFlops for Clock Power Reduction, Green Circuits and Systems (ICGCS) International Conference, [4] ChihCheng Hsu, YaoTsung Chang and Mark PoHung Lin, CrosstalkAware Power Optimization with MultiBit FlipFlops, 17th Asia and South Pacific Design Automation Conference, [5] Mark PoHung Lin, ChihCheng Hsu, and YaoTsung Chang, Recent Research in Clock Power Saving with MultiBit FlipFlops, Midwest Symposium on Circuits and Systems Conference IEEE, [6] YaTing Shyu et. Al., Effective and Efficient Approach for Power Reduction by Using MutiBit FlipFlops, IEEE transactions on very large scale integration systems, [7] Rostislav Dobkin, Ran Ginosar, and Avionam Kolody, Fast Asynchronous Shift Register forbitserial Communication,12th IEEE international
7 symposium on asynchronous circuits and systems,2006. [8] LI Xia Yu, JIA Song, LIU LiMin, WANG Yuan and ZHANG GangGang,Design of Novel, Semitransparent flipflops for high speed and low powerapplication, science china Press and Springerverlag Berlin Heidelberg,2012. [9] Vladimir Stojanovic and Vojin G.Oklobdzija, Comparative Analysis of MasterSlave Latches and FlipFlops for HighPerformance and Low Power Systems,IEEE journal of solidstate circuits, vol 34,no4,april 1999.
Sequential Circuits: Latches & FlipFlops
Sequential Circuits: Latches & FlipFlops Sequential Circuits Combinational Logic: Output depends only on current input Able to perform useful operations (add/subtract/multiply/encode/decode/ select[mux]/etc
More informationPower Optimization Technique Based On MultiBit FlipFlop Design
P. Sathyaa et al Int. Journal of Engineering Research and Applications RESEARCH ARTICLE OPEN ACCESS Power Optimization Technique Based On MultiBit FlipFlop Design P. Sathyaa, K. Sinduja M.E. VLSI DESIGN
More informationDIGITAL SYSTEM DESIGN LAB
EXPERIMENT NO: 7 STUDY OF FLIP FLOPS USING GATES AND IC S AIM: To verify various flipflops like D, T, and JK. APPARATUS REQUIRED: Power supply, Digital Trainer kit, Connecting wires, Patch Chords, IC
More informationENGN3213. Digital Systems & Microprocessors. CLAB 2: Sequential Circuits, ICARUS Verilog
Department of Engineering Australian National University ENGN3213 Digital Systems & Microprocessors CLAB 2: Sequential Circuits, ICARUS Verilog V3.0 Copyright 2010 G.G. Borg ANU Engineering 1 Contents
More informationTheory of Logic Circuits. Laboratory manual. Exercise 3
Zakład Mikroinformatyki i Teorii Automatów yfrowych Theory of Logic ircuits Laboratory manual Exercise 3 Bistable devices 2008 Krzysztof yran, Piotr zekalski (edt.) 1. lassification of bistable devices
More informationLatches and FlipFlops
Latches and FlipFlops Introduction to sequential logic Latches SR Latch Gated SR Latch Gated Latch FlipFlops JK Flipflop Flipflop T Flipflop JK MasterSlave Flipflop Preset and Clear functions 7474
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4bit ripplethrough decade counter with a decimal readout display. Such a counter
More informationUnit 4 Session  15 FlipFlops
Objectives Unit 4 Session  15 FlipFlops Usage of D flipflop IC Show the truth table for the edgetriggered D flipflop and edgetriggered JK flipflop Discuss some of the timing problems related to
More informationModeling Latches and Flipflops
Lab Workbook Introduction Sequential circuits are digital circuits in which the output depends not only on the present input (like combinatorial circuits), but also on the past sequence of inputs. In effect,
More informationModeling Sequential Elements with Verilog. Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw. Sequential Circuit
Modeling Sequential Elements with Verilog Prof. ChienNan Liu TEL: 034227151 ext:34534 Email: jimmy@ee.ncu.edu.tw 41 Sequential Circuit Outputs are functions of inputs and present states of storage elements
More informationELET 3132L  Experiment #5 Bistable Latches and FlipFlops Revised: October 2011
ELET 3132L  Experiment #5 Bistable Latches and FlipFlops Revised: October 2011 This exercise has two parts. The first part will be done in the MOSAIC computer lab. Students will perform simulations using
More informationFlipFlops. Outline: 2. Timing noise
Outline: 2. Timing noise FlipFlops Signal races, glitches FPGA example ( assign bad) Synchronous circuits and memory Logic gate example 4. FlipFlop memory RSlatch example D and JK flipflops Flipflops
More informationFigure 2.1(a) Bistable element circuit.
3.1 Bistable Element Let us look at the inverter. If you provide the inverter input with a 1, the inverter will output a 0. If you do not provide the inverter with an input (that is neither a 0 nor a 1),
More informationModule3 SEQUENTIAL LOGIC CIRCUITS
Module3 SEQUENTIAL LOGIC CIRCUITS Till now we studied the logic circuits whose outputs at any instant of time depend only on the input signals present at that time are known as combinational circuits.
More informationSequential Circuits. Prof. MacDonald
Sequential Circuits Prof. MacDonald Sequential Element Review l Sequential elements provide memory for circuits heart of a state machine saving current state used to hold or pipe data data registers, shift
More informationHaving read this workbook you should be able to: recognise the arrangement of NAND gates used to form an SR flipflop.
Objectives Having read this workbook you should be able to: recognise the arrangement of NAND gates used to form an SR flipflop. describe how such a flipflop can be SET and RESET. describe the disadvantage
More informationDigital System Design. Digital System Design with Verilog
Digital System Design with Verilog Adapted from Z. Navabi Portions Copyright Z. Navabi, 2006 1 Digital System Design Automation with Verilog Digital Design Flow Design entry Testbench in Verilog Design
More informationModule 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits
Module 4 : Propagation Delays in MOS Lecture 20 : Analyzing Delay in few Sequential Circuits Objectives In this lecture you will learn the delays in following circuits Motivation Negative DLatch SR Latch
More informationMaster/Slave Flip Flops
Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch(master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the slave
More informationLecture 9: Flipflops
Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flipflops and latches Lecture 9: Flipflops Professor Peter Cheung Department of EEE, Imperial
More informationChapter  5 FLIPFLOPS AND SIMPLE FLIPFLOP APPLICATIONS
Chapter  5 FLIPFLOPS AND SIMPLE FLIPFLOP APPLICATIONS Introduction : Logic circuit is divided into two types. 1. Combinational Logic Circuit 2. Sequential Logic Circuit Definition : 1. Combinational
More informationMaster/Slave Flip Flops
MSFF Master/Slave Flip Flops Page 1 A Master/Slave Flip Flop ( Type) Gated latch (master) Gated latch (slave) 1 Gate Gate GATE Either: The master is loading (the master in on) or The slave is loading (the
More informationPower Optimized Memory Organization Using Clock Gating
International Journal of Engineering and Technical Research (IJETR) ISSN: 23210869, Volume2, Issue6, June 2014 Power Optimized Memory Organization Using Clock Gating Lucky Khandelwal, Arpan Shah, Ramesh
More informationLesson 12 Sequential Circuits: FlipFlops
Lesson 12 Sequential Circuits: FlipFlops 1. Overview of a Synchronous Sequential Circuit We saw from last lesson that the level sensitive latches could cause instability in a sequential system. This instability
More informationKarnaugh Maps. Example A B C X 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 1. each 1 here gives a minterm e.g.
Karnaugh Maps Yet another way of deriving the simplest Boolean expressions from behaviour. Easier than using algebra (which can be hard if you don't know where you're going). Example A B C X 0 0 0 0 0
More information5. Sequential CMOS Logic Circuits
5. Sequential CMOS Logic Circuits In sequential logic circuits the output signals is determined by the current inputs as well as the previously applied input variables. Fig. 5.1a shows a sequential circuit
More informationBasic bistable element. Chapter 6. Latches vs. flipflops. Flipflops
Basic bistable element hapter 6 It is a circuit having two stable conditions (states). It can be used to store binary symbols. FlipFlops and Simple FlipFlop Applications.. Huang, 24 igital Logic esign
More informationCS311 Lecture: Sequential Circuits
CS311 Lecture: Sequential Circuits Last revised 8/15/2007 Objectives: 1. To introduce asynchronous and synchronous flipflops (latches and pulsetriggered, plus asynchronous preset/clear) 2. To introduce
More informationDIGITAL COUNTERS. Q B Q A = 00 initially. Q B Q A = 01 after the first clock pulse.
DIGITAL COUNTERS http://www.tutorialspoint.com/computer_logical_organization/digital_counters.htm Copyright tutorialspoint.com Counter is a sequential circuit. A digital circuit which is used for a counting
More informationMemory Elements. Combinational logic cannot remember
Memory Elements Combinational logic cannot remember Output logic values are function of inputs only Feedback is needed to be able to remember a logic value Memory elements are needed in most digital logic
More informationAn astable multivibrator acts as an oscillator (clock generator) while a monostable multivibrator can be used as a pulse generator.
Concepts In sequential logic, the outputs depend not only on the inputs, but also on the preceding input values... it has memory. Memory can be implemented in 2 ways: Positive feedback or regeneration
More informationASYNCHRONOUS COUNTERS
LB no.. SYNCHONOUS COUNTES. Introduction Counters are sequential logic circuits that counts the pulses applied at their clock input. They usually have 4 bits, delivering at the outputs the corresponding
More informationCSEE 3827: Fundamentals of Computer Systems. Latches and Flip Flops
EE 3827: Fundamentals of omputer ystems Latches and Flip Flops ombinational v. sequential logic Inputs ombinational circuit Outputs Inputs ombinational circuit next state Outputs current state torage elements
More informationSEQUENTIAL CIRCUITS. Block diagram. Flip Flop. SR Flip Flop. Block Diagram. Circuit Diagram
SEQUENTIAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/sequential_circuits.htm Copyright tutorialspoint.com The combinational circuit does not use any memory. Hence the previous
More informationModule 3: Floyd, Digital Fundamental
Module 3: Lecturer : Yongsheng Gao Room : Tech  3.25 Email : yongsheng.gao@griffith.edu.au Structure : 6 lectures 1 Tutorial Assessment: 1 Laboratory (5%) 1 Test (20%) Textbook : Floyd, Digital Fundamental
More informationCHAPTER 11: Flip Flops
CHAPTER 11: Flip Flops In this chapter, you will be building the part of the circuit that controls the command sequencing. The required circuit must operate the counter and the memory chip. When the teach
More informationCircuit and System Representation. IC Designers must juggle several different problems
Circuit and System Representation IC Designers must juggle several different problems Multiple levels of abstraction IC designs requires refining an idea through many levels of detail, specification >
More informationA New Paradigm for Synchronous State Machine Design in Verilog
A New Paradigm for Synchronous State Machine Design in Verilog Randy Nuss Copyright 1999 Idea Consulting Introduction Synchronous State Machines are one of the most common building blocks in modern digital
More informationLecture 8: Flipflops
Points Addressed in this Lecture Properties of synchronous and asynchronous sequential circuits Overview of flipflops and latches Lecture 8: Flipflops Professor Peter Cheung Department of EEE, Imperial
More informationLecture 10. Latches and FlipFlops
Logic Design Lecture. Latches and FlipFlops Prof. Hyung Chul Park & Seung Eun Lee Sequential Logic Outputs of sequential logic depend on current inputs and prior input values Sequential logic might explicitly
More informationDesign of Digital Systems II Sequential Logic Design Principles (1)
Design of Digital Systems II Sequential Logic Design Principles (1) Moslem Amiri, Václav Přenosil Masaryk University Resource: Digital Design: Principles & Practices by John F. Wakerly Introduction Logic
More informationChapter 5 Latch and flipflop
257 Chapter 5 Latch and flipflop «from the ground up I2013b  Copyright Daniele Giacomini  appunti2@gmail.com http://a3.informaticalibera.net 5.1 Propagation delay..................................
More informationCSE 271 Introduction to Digital Systems Supplementary Reading Some Basic Memory Elements
CE 27 Introduction to igital ystems upplementary eading ome Basic Memory Elements In this supplementary reading, we will show some some basic memory elements. In particular, we will pay attention to their
More informationLatches, the D FlipFlop & Counter Design. ECE 152A Winter 2012
Latches, the D FlipFlop & Counter Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7. Basic Latch 7.2 Gated SR Latch 7.2. Gated SR
More informationSequential Logic: Clocks, Registers, etc.
ENEE 245: igital Circuits & Systems Lab Lab 2 : Clocks, Registers, etc. ENEE 245: igital Circuits and Systems Laboratory Lab 2 Objectives The objectives of this laboratory are the following: To design
More informationET398 LAB 6. FlipFlops in VHDL
ET398 LAB 6 FlipFlops in VHDL FlipFlops March 3, 2013 Tiffany Turner OBJECTIVE The objectives of this lab are for you to begin the sequential and memory programming using flip flops in VHDL program.
More informationENGIN 112 Intro to Electrical and Computer Engineering
ENGIN 112 Intro to Electrical and Computer Engineering Lecture 19 Sequential Circuits: Latches Overview Circuits require memory to store intermediate data Sequential circuits use a periodic signal to determine
More informationLAB #4 Sequential Logic, Latches, FlipFlops, Shift Registers, and Counters
LAB #4 Sequential Logic, Latches, FlipFlops, Shift Registers, and Counters LAB OBJECTIVES 1. Introduction to latches and the D type flipflop 2. Use of actual flipflops to help you understand sequential
More informationIntroduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems
Harris Introduction to CMOS VLSI Design (E158) Lecture 8: Clocking of VLSI Systems David Harris Harvey Mudd College David_Harris@hmc.edu Based on EE271 developed by Mark Horowitz, Stanford University MAH
More informationLatches and FlipFlops characterestics & Clock generator circuits
Experiment # 7 Latches and FlipFlops characterestics & Clock generator circuits OBJECTIVES 1. To be familiarized with D and JK flipflop ICs and their characteristic tables. 2. Understanding the principles
More informationSequential Logic Design Principles.Latches and FlipFlops
Sequential Logic Design Principles.Latches and FlipFlops Doru Todinca Department of Computers Politehnica University of Timisoara Outline Introduction Bistable Elements Latches and FlipFlops SR Latch
More informationEXPERIMENT 8. FlipFlops and Sequential Circuits
EXPERIMENT 8. FlipFlops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flipflops and counters.
More informationSequential Logic Design
Lab #4 Sequential Logic Design Objective: To study the behavior and applications of flip flops and basic sequential circuits including shift registers and counters. Preparation: Read the following experiment.
More informationSequential Logic. (Materials taken from: Principles of Computer Hardware by Alan Clements )
Sequential Logic (Materials taken from: Principles of Computer Hardware by Alan Clements ) Sequential vs. Combinational Circuits Combinatorial circuits: their outputs are computed entirely from their present
More information7. Latches and FlipFlops
Chapter 7 Latches and FlipFlops Page 1 of 18 7. Latches and FlipFlops Latches and flipflops are the basic elements for storing information. One latch or flipflop can store one bit of information. The
More informationStandard cell libraries are required by almost all CAD tools for chip design
Standard Cell Libraries Standard cell libraries are required by almost all CAD tools for chip design Standard cell libraries contain primitive cells required for digital design However, more complex cells
More informationSequential Circuits: Latches & FlipFlops
ESD I Lecture 3.b Sequential Circuits: Latches & FlipFlops 1 Outline Memory elements Latch SR latch D latch FlipFlop SR flipflop D flipflop JK flipflop T flipflop 2 Introduction A sequential circuit
More informationDesign and Implementation of TFlip Flop using GDI Techniques
Design and Implementation of TFlip Flop using GDI Techniques Ritesh Kumar Yadav M.E. Scholar Department of Electronics & Communication NITTTR, Chandigarh, UT, INDIA Abstract: Gate diffusion input is a
More informationFlipFlops and Sequential Circuit Design. ECE 152A Winter 2012
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationFlipFlops and Sequential Circuit Design
FlipFlops and Sequential Circuit Design ECE 52 Winter 22 Reading ssignment Brown and Vranesic 7 FlipFlops, Registers, Counters and a Simple Processor 7.5 T FlipFlop 7.5. Configurable FlipFlops 7.6
More informationLecture3 MEMORY: Development of Memory:
Lecture3 MEMORY: It is a storage device. It stores program data and the results. There are two kind of memories; semiconductor memories & magnetic memories. Semiconductor memories are faster, smaller,
More informationTutorial 1: Chapter 1
Tutorial 1: hapter 1 1. Figure 1.1 shows the positive edge triggered D flip flop, determine the output of Q 0, assume output is initially LOW. Figure 1.1 2. For the positive edgetriggered JK flipflop
More information3 FlipFlops. The latch is a logic block that has 2 stable states (0) or (1). The RS latch can be forced to hold a 1 when the Set line is asserted.
3 FlipFlops Flipflops and latches are digital memory circuits that can remain in the state in which they were set even after the input signals have been removed. This means that the circuits have a memory
More informationLaboratory 4 Logic, Latching and Switch Debounce
Laboratory 4 Logic, Latching and Switch Debounce = Required to submit your Multisim circuit files before you start the lab. Prelab Questions 1. Attach the detailed wiring diagram you used to construct
More informationClocks. Sequential Logic. A clock is a freerunning signal with a cycle time.
Clocks A clock is a freerunning signal with a cycle time. A clock may be either high or low, and alternates between the two states. The length of time the clock is high before changing states is its high
More informationLecture 7: Clocking of VLSI Systems
Lecture 7: Clocking of VLSI Systems MAH, AEN EE271 Lecture 7 1 Overview Reading Wolf 5.3 TwoPhase Clocking (good description) W&E 5.5.1, 5.5.2, 5.5.3, 5.5.4, 5.5.9, 5.5.10  Clocking Note: The analysis
More informationSo far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs.
equential Logic o far we have investigated combinational logic for which the output of the logic devices/circuits depends only on the present state of the inputs. In sequential logic the output of the
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationDesign and Analysis of D Flip Flop Using Different Technologies
Design and Analysis of D Flip Flop Using Different Technologies Hardeep Kaur, Er.Swarnjeet Singh, Sukhdeep Kaur M.Tech Student, Dept. of ECE, Baba Farid College of Engineering &Technology, Bathinda, Punjab,
More informationEE 42/100 Lecture 24: Latches and Flip Flops. Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad
A. M. Niknejad University of California, Berkeley EE 100 / 42 Lecture 24 p. 1/20 EE 42/100 Lecture 24: Latches and Flip Flops ELECTRONICS Rev B 4/21/2010 (2:04 PM) Prof. Ali M. Niknejad University of California,
More informationTRUE SINGLE PHASE CLOCKING BASED FLIPFLOP DESIGN
TRUE SINGLE PHASE CLOCKING BASED FLIPFLOP DESIGN USING DIFFERENT FOUNDRIES Priyanka Sharma 1 and Rajesh Mehra 2 1 ME student, Department of E.C.E, NITTTR, Chandigarh, India 2 Associate Professor, Department
More informationChapter 9 Latches, FlipFlops, and Timers
ETEC 23 Programmable Logic Devices Chapter 9 Latches, FlipFlops, and Timers Shawnee State University Department of Industrial and Engineering Technologies Copyright 27 by Janna B. Gallaher Latches A temporary
More informationShift registers. 1.0 Introduction
Shift registers 1.0 Introduction Shift registers are a type of sequential logic circuit, mainly for storage of digital data. They are a group of flipflops connected in a chain so that the output from
More informationECE 223 Digital Circuits and Systems. Synchronous Logic. M. Sachdev. Dept. of Electrical & Computer Engineering University of Waterloo
ECE 223 Digital Circuits and Systems Synchronous Logic M. Sachdev Dept. of Electrical & Computer Engineering University of Waterloo Sequential Circuits Combinational circuits Output = f (present inputs)
More informationSynchronous Sequential Logic. Logic and Digital System Design  CS 303 Erkay Savaş Sabanci University
Synchronous Sequential Logic Logic and Digital System Design  S 33 Erkay Savaş Sabanci University Sequential Logic Digital circuits we have learned, so far, have been combinational no memory, outputs
More informationECE380 Digital Logic
ECE38 igital Logic FlipFlops, Registers and Counters: FlipFlops r.. J. Jackson Lecture 25 Flipflops The gated latch circuits presented are level sensitive and can change states more than once during
More informationDigital Electronics. 5.0 Sequential Logic. Module 5
Module 5 www.learnaboutelectronics.org Digital Electronics 5.0 Sequential Logic What you ll learn in Module 5 Section 5.0 Introduction to Sequential Logic Circuits. Section 5.1 Clock Circuits. RC Clock
More informationDEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS453
More informationFigure 3. Ball and hill analogy for metastable behavior. S' R' Q Q next Q next ' 0 0 1 1 0 1 1 0 1 0 0 1 1 1 0 0 1 1 1 1 1 0 (a)
Chapter 5 Latches and FlipFlops Page 1 of 17 5. Latches and FlipFlops Latches and flipflops are the basic elements for storing information. One latch or flipflop can store one bit of information. The
More informationChapter 3 :: Sequential Logic Design
Chapter 3 :: Sequential Logic Design Digital Design and Computer Architecture David Money Harris and Sarah L. Harris Copyright 2007 Elsevier 3 Bistable Circuit Fundamental building block of other state
More informationTo design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC.
8.1 Objectives To design digital counter circuits using JKFlipFlop. To implement counter using 74LS193 IC. 8.2 Introduction Circuits for counting events are frequently used in computers and other digital
More informationCHAPTER TEN. 10.1 New Truth Table Symbols. 10.1.1 Edges/Transitions. Memory Cells
CHAPTER TEN Memory Cells The previous chapters presented the concepts and tools behind processing binary data. This is only half of the battle though. For example, a logic circuit uses inputs to calculate
More informationCHAPTER 16 Memory Circuits
CHAPTER 16 Memory Circuits Introduction! The 2 major logic classifications are! Combinational circuits: Their output depends only on the present value of the input. These circuits do not have memory.!
More informationAn Efficient Synchronous Static Memory design for Embedded System
An Efficient Synchronous Static Memory design for Embedded System Ravi Khatwal Research Scholar, Dept. Of Computer science Mohan LaL Sukhadia University, Udaipur, India, Manoj Kumar Jain Associate Professor,
More informationDigital Logic Design Sequential circuits
Digital Logic Design Sequential circuits Dr. Eng. Ahmed H. Madian Email: ahmed.madian@guc.edu.eg Dr. Eng. Rania.Swief Email: rania.swief@guc.edu.eg Dr. Eng. Ahmed H. Madian Registers An nbit register
More informationSimulation & Synthesis Using VHDL
Floating Point Multipliers: Simulation & Synthesis Using VHDL By: Raj Kumar Singh  B.E. (Hons.) Electrical & Electronics Shivananda Reddy  B.E. (Hons.) Electrical & Electronics BITS, PILANI Outline Introduction
More informationContents COUNTER. Unit III Counters
COUNTER Contents COUNTER...1 Frequency Division...2 Divideby2 Counter... 3 Toggle FlipFlop...3 Frequency Division using Toggle Flipflops...5 Truth Table for a 3bit Asynchronous Up Counter...6 Modulo
More informationL4: Sequential Building Blocks (Flipflops, Latches and Registers)
L4: Sequential Building Blocks (Flipflops, Latches and Registers) Acknowledgements: Materials in this lecture are courtesy of the following sources and are used with permission. Prof. Randy Katz (Unified
More informationTwoPhase Clocking Scheme for LowPower and High Speed VLSI
International Journal of Advances in Engineering Science and Technology 225 www.sestindia.org/volumeijaest/ and www.ijaestonline.com ISSN: 23191120 TwoPhase Clocking Scheme for LowPower and High Speed
More informationII. PROPOSED FLIP FLOP DESIGN
A Review on High Performance Low Power Conditional Discharge Flip Flop Sonam Parihar 1, Rachana Arya 2 1 P.G student, Bipin Tripathi Kumaon Institute of Technology, Dwarahat, Almora, Uttarakhand 2 Assistant
More informationDigital Logic Design
Digital Logic Design: An Embedded Systems Approach Using VHDL Chapter 1 Introduction and Methodology Portions of this work are from the book, Digital Logic Design: An Embedded Systems Approach Using VHDL,
More informationSequential 4bit Adder Design Report
UNIVERSITY OF WATERLOO Faculty of Engineering E&CE 438: Digital Integrated Circuits Sequential 4bit Adder Design Report Prepared by: Ian Hung (ixxxxxx), 99XXXXXX Annette Lo (axxxxxx), 99XXXXXX Pamela
More informationSetReset (SR) Latch
eteset () Latch Asynchronous Level sensitive crosscoupled Nor gates active high inputs (only one can be active) + + Function 0 0 0 1 0 1 eset 1 0 1 0 et 1 1 0? 0? Indeterminate crosscoupled Nand gates
More informationExperiment # 9. Clock generator circuits & Counters. Eng. Waleed Y. Mousa
Experiment # 9 Clock generator circuits & Counters Eng. Waleed Y. Mousa 1. Objectives: 1. Understanding the principles and construction of Clock generator. 2. To be familiar with clock pulse generation
More informationFPGA IMPLEMENTATION OF 4DPARITY BASED DATA CODING TECHNIQUE
FPGA IMPLEMENTATION OF 4DPARITY BASED DATA CODING TECHNIQUE Vijay Tawar 1, Rajani Gupta 2 1 Student, KNPCST, Hoshangabad Road, Misrod, Bhopal, Pin no.462047 2 Head of Department (EC), KNPCST, Hoshangabad
More informationAsynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow
Asynchronous IC Interconnect Network Design and Implementation Using a Standard ASIC Flow Bradley R. Quinton Dept. of Electrical and Computer Engineering University of British Columbia bradq@ece.ubc.ca
More informationWEEK 8.1 Registers and Counters. ECE124 Digital Circuits and Systems Page 1
WEEK 8.1 egisters and Counters ECE124 igital Circuits and Systems Page 1 Additional schematic FF symbols Active low set and reset signals. S Active high set and reset signals. S ECE124 igital Circuits
More informationUniversity of Texas at Dallas. Department of Electrical Engineering. EEDG 6306  Application Specific Integrated Circuit Design
University of Texas at Dallas Department of Electrical Engineering EEDG 6306  Application Specific Integrated Circuit Design Synopsys Tools Tutorial By Zhaori Bi Minghua Li Fall 2014 Table of Contents
More informationNTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter
NTE2053 Integrated Circuit 8 Bit MPU Compatible A/D Converter Description: The NTE2053 is a CMOS 8 bit successive approximation Analog to Digital converter in a 20 Lead DIP type package which uses a differential
More informationSCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION
SCAN CHAINS TESTING FOR LATCHES TO REDUCE AREA AND THE POWER CONSUMPTION Anusuya Yuvaraj 1, R. C. Biradar 2 1,2 Department of Electronics and Communication Engineering, Reva Institute of Technology and
More information