INTEGRATED CIRCUITS DATA SHEET. 74HC14; 74HCT14 Hex inverting Schmitt trigger. Product specification Supersedes data of 1997 Aug 26.

Size: px
Start display at page:

Download "INTEGRATED CIRCUITS DATA SHEET. 74HC14; 74HCT14 Hex inverting Schmitt trigger. Product specification Supersedes data of 1997 Aug 26."

Transcription

1 INTEGRTED CIRCUITS DT SHEET Supersedes data of 1997 ug Oct 30

2 FETURES pplications: Wave and pulse shapers stable multivibrators Monostable multivibrators. Complies with JEDEC standard no. 7 ESD protection: HBM EI/JESD exceeds 2000 V MM EI/JESD exceeds 200 V. Specified from 40 to +85 C and 40 to +125 C. DESCRIPTION The 74HC14 and 74HCT14 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7. The 74HC14 and 74HCT14 provide six inverting buffers with Schmitt-trigger action. They are capable of transforming slowly changing input signals into sharply defined, jitter-free output signals. QUICK REFERENCE DT GND = 0 V; T amb =25 C; t r = t f = 6 ns TYPICL SYMBOL PRMETER CONDITIONS HC HCT UNIT t PHL /t PLH propagation delay n to ny C L = 15 pf; V CC = 5 V ns C I input capacitance pf C PD power dissipation capacitance per gate notes 1 and pf Notes 1. C PD is used to determine the dynamic power dissipation (P D in µw): P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply in Volts; N = total load switching outputs; Σ(C L V 2 CC f o ) = sum of the outputs. 2. For type 74HC14 the condition is V I = GND to V CC. For type 74HCT14 the condition is V I = GND to V CC 1.5 V Oct 30 2

3 FUNCTION TBLE INPUT n L H OUTPUT ny H L Note 1. H = HIGH level; L = LOW level. ORDERING INFORMTION PCKGE TYPE NUMBER TEMPERTURE RNGE PINS PCKGE MTERIL CODE 74HC14D 40 to +125 C 14 SO14 plastic SOT HCT14D 40 to +125 C 14 SO14 plastic SOT HC14DB 40 to +125 C 14 SSOP14 plastic SOT HCT14DB 40 to +125 C 14 SSOP14 plastic SOT HC14N 40 to +125 C 14 DIP14 plastic SOT HCT14N 40 to +125 C 14 DIP14 plastic SOT HC14PW 40 to +125 C 14 TSSOP14 plastic SOT HCT14PW 40 to +125 C 14 TSSOP14 plastic SOT HC14BQ 40 to +125 C 14 DHVQFN14 plastic SOT HCT14BQ 40 to +125 C 14 DHVQFN14 plastic SOT762-1 PINNING PIN SYMBOL DESCRIPTION 1 1 data input 2 1Y data output 3 2 data input 4 2Y data output 5 3 data input 6 3Y data output 7 GND ground (0 V) 8 4Y data output 9 4 data input 10 5Y data output 11 5 data input 12 6Y data output 13 6 data input 14 V CC supply 2003 Oct 30 3

4 V CC 1 V CC Y Y Y Y 2Y Y 2Y 4 GND (1) Y Y GND 7 8 4Y 3Y MN Top view GND 4Y MBL760 (1) The die substrate is attached to this pad using conductive die attach material. It can not be used as a supply pin or input. Fig.1 Pin configuration. Fig.2 Pin configuration DHVQFN Y Y Y Y Y Y 12 MN MN841 Fig.3 Logic symbol. Fig.4 IEC logic symbol Oct 30 4

5 1 1Y Y Y Y Y 10 Y MN Y MN842 Fig.5 Functional diagram. Fig.6 Logic diagram (one Schmitt trigger) Oct 30 5

6 RECOMMENDED OPERTING CONDITIONS SYMBOL PRMETER CONDITIONS 74HC14 74HCT14 MIN. TYP. MX. MIN. TYP. MX. UNIT V CC supply V V I input 0 V CC 0 V CC V V O output 0 V CC 0 V CC V T amb operating ambient temperature see DC and C characteristics per device C C LIMITING VLUES In accordance with the bsolute Maximum System (IEC 60134); s are referenced to GND (ground = 0 V). SYMBOL PRMETER CONDITIONS MIN. MX. UNIT V CC supply V I IK input diode current V I < 0.5 V or V I >V CC V ±20 m I OK output diode current V O < 0.5 V or V O >V CC V ±20 m I O output source or sink 0.5V<V O <V CC V ±25 m current I CC ;I GND V CC or GND current 50 m T stg storage temperature C P tot power dissipation T amb = 40 to +125 C DIP14 packages; note mw Other packages; note mw Notes 1. For DIP14 packages: above 70 C the value of P D derates linearly with 12 mw/k. 2. For SO14 packages: above 70 C the value of P D derates linearly with 8 mw/k. For (T)SSOP14 packages: above 60 C the value of P D derates linearly with 5.5 mw/k. For DHVQFN14 packages: above 60 C the value of P D derates linearly with 4.5 mw/k Oct 30 6

7 DC CHRCTERISTICS Type 74HC14 t recommended operating conditions; s are referenced to GND (ground = 0 V). SYMBOL PRMETER T amb =25 C V OH HIGH-level output V OL I LI LOW-level output input leakage current I CC quiescent supply current T amb = 40 to +85 C V OH HIGH-level output V OL I LI I CC LOW-level output input leakage current quiescent supply current TEST CONDITIONS OTHER V CC (V) MIN. TYP. (1) MX. UNIT I O = 20 µ V I O = 20 µ V I O = 20 µ V I O = 4.0 m V I O = 5.2 m V I O =20µ V I O =20µ V I O =20µ V I O = 4.0 m V I O = 5.2 m V V I =V CC or GND µ V I =V CC or GND; I O = µ I O = 20 µ V I O = 20 µ V I O = 20 µ V I O = 4.0 m V I O = 5.2 m V I O =20µ V I O =20µ V I O =20µ V I O = 4.0 m V I O = 5.2 m V V I =V CC or GND µ V I =V CC or GND; I O = µ 2003 Oct 30 7

8 T amb = 40 to +125 C V OH HIGH-level output V OL I LI SYMBOL I CC PRMETER LOW-level output input leakage current quiescent supply current Note 1. ll typical values are measured at T amb =25 C. TEST CONDITIONS OTHER V CC (V) MIN. TYP. (1) MX. UNIT I O = 20 µ V I O = 20 µ V I O = 20 µ V I O = 4.0 m V I O = 5.2 m V I O =20µ V I O =20µ V I O =20µ V I O = 4.0 m V I O = 5.2 m V V I =V CC or GND µ V I =V CC or GND; I O = µ 2003 Oct 30 8

9 Type 74HCT14 t recommended operating conditions; s are referenced to GND (ground = 0 V). SYMBOL T amb =25 C V OH V OL PRMETER HIGH-level output LOW-level output Note 1. ll typical values are measured at T amb =25 C. TEST CONDITIONS OTHER 2003 Oct 30 9 V CC (V) MIN. TYP. (1) MX. UNIT I O = 20 µ V I O = 4.0 m V I O =20µ V I O = 4.0 m V I LI input leakage current V I =V CC or GND µ I CC I CC quiescent supply current additional supply current per input T amb = 40 to +85 C V OH HIGH-level output V OL LOW-level output V I =V CC or GND; I O = µ V I =V CC 2.1 V; I O = to µ I O = 20 µ V I O = 4.0 m V I O =20µ V I O = 4.0 m V I LI input leakage current V I =V CC or GND µ I CC I CC quiescent supply current additional supply current per input T amb = 40 to +125 C V OH HIGH-level output V OL LOW-level output V I =V CC or GND; I O = µ V I =V CC 2.1 V; I O = to µ I O = 20 µ V I O = 4.0 m V I O =20µ V I O = 4.0 m V I LI input leakage current V I =V CC or GND µ I CC I CC quiescent supply current additional supply current per input V I =V CC or GND; I O = µ V I =V CC 2.1 V; I O = to µ

10 TRNSFER CHRCTERISTICS Type 74HC t recommended operating conditions; s are referenced to GND (ground = 0 V). SYMBOL PRMETER Note 1. ll typical values are measured at T amb =25 C. TEST CONDITIONS WVEFORMS V CC (V) MIN. TYP. MX. UNIT T amb =25 C; note 1 V T+ positive-going threshold Figs 7 and V V V V T negative-going threshold Figs 7 and V V V V H hysteresis (V T+ V T ) Figs 7 and V V V T amb = 40 to +85 C V T+ positive-going threshold Figs 7 and V V V V T negative-going threshold Figs 7 and V V V V H hysteresis (V T+ V T ) Figs 7 and V V V T amb = 40 to +125 C V T+ positive-going threshold Figs 7 and V V V V T negative-going threshold Figs 7 and V V V V H hysteresis (V T+ V T ) Figs 7 and V V V 2003 Oct 30 10

11 Family 74HCT t recommended operating conditions: s are referenced to GND (ground = 0 V) SYMBOL PRMETER Note 1. ll typical values are measured at T amb =25 C. TEST CONDITIONS WVEFORMS V CC (V) MIN. TYP. MX. UNIT T amb =25 C; note 1 V T+ positive-going threshold Figs 7 and V V V T negative-going threshold Figs 7 and V V V H hysteresis (V T+ V T ) Figs 7 and V V T amb = 40 to +85 C V T+ positive-going threshold Figs 7 and V V V T negative-going threshold Figs 7 and V V V H hysteresis (V T+ V T ) Figs 7 and V V T amb = 40 to +125 C V T+ positive-going threshold Figs 7 and V V V T negative-going threshold Figs 7 and V V V H hysteresis (V T+ V T ) Figs 7 and V V 2003 Oct 30 11

12 C CHRCTERISTICS Type 74HC GND = 0 V; t f = t f = 6 ns; C L =50pF SYMBOL PRMETER Note 1. ll typical values are measured at T amb =25 C. TEST CONDITIONS WVEFORMS V CC (V) MIN. TYP. MX. UNIT T amb =25 C; note 1 t PHL /t PLH propagation delay n to ny see Fig ns ns ns t THL /t TLH output transition time see Fig ns ns ns T amb = 40 to +85 C t PHL /t PLH propagation delay n to ny see Fig ns ns ns t THL /t TLH output transition time see Fig ns ns ns T amb = 40 to +125 C t PHL /t PLH propagation delay n to ny see Fig ns ns ns t THL /t TLH output transition time see Fig ns ns ns 2003 Oct 30 12

13 Type 74HCT GND = 0 V; t r =t f = 6 ns; C L =50pF SYMBOL PRMETER TEST CONDITIONS WVEFORMS V CC (V) MIN. TYP. MX. UNIT T amb =25 C; note 1 t PHL /t PLH propagation delay n to ny see Fig ns t THL /t TLH output transition time see Fig ns T amb = 40 to +85 C t PHL /t PLH propagation delay n to ny see Fig ns t THL /t TLH output transition time see Fig ns T amb = 40 to +125 C t PHL /t PLH propagation delay n to ny see Fig ns t THL /t TLH output transition time see Fig ns Note 1. ll typical values are measured at T amb =25 C. TRNSFER CHRCTERISTIC WVEFORMS V O V T+ V I V H V T V T VH V T+ MN844 MN845 V I V O V T+ and V T are between limits of 20% and 70%. Fig.7 Transfer characteristic. Fig.8 The definitions of V T+,V T and V H Oct 30 13

14 50 I CC (µ) MN I CC (m) MN V I (V) V I (V) V CC =2V. Fig.9 Typical 74HC14 transfer characteristics. V CC = 4.5 V. Fig.10 Typical 74HC14 transfer characteristics. 1.0 I CC (m) MN I CC (m) MN V I (V) V I (V) V CC =6V. Fig.11 Typical 74HC14 transfer characteristics. V CC = 4.5 V. Fig.12 Typical 74HCT14 transfer characteristics Oct 30 14

15 1.8 handbook, I halfpage CC (m) 1.5 MN V I (V) V CC = 5.5 V. Fig.13 Typical 74HCT14 transfer characteristics. C WVEFORMS V I n input GND V M V M t PHL t PLH V OH ny output V OL 90% V M V M 10% t THL t TLH MN722 74HC14: V M = 50%; V I = GND to V CC. 74HCT14: V M = 1.3 V; V I = GND to 3.0 V. Fig.14 The input (n) to output (ny) propagation delays and output transitions times Oct 30 15

16 handbook, full pagewidth PULSE GENERTOR V I R T V CC D.U.T. V O C L = 50 pf S1 R L = 1 kω V CC open GND MN742 TEST t PLH /t PHL t PLZ /t PZL t PHZ /t PZH S1 open V CC GND Definitions for test circuit: R L = Load resistor. C L = load capacitance including jig and probe capacitance. R T = termination resistance should be equal to the output impedance Z o of the pulse generator. Fig.15 Load circuitry for switching times Oct 30 16

17 PPLICTION INFORMTION The slow input rise and fall times cause additional power dissipation. This can be calculated using the following formula: P ad =f i (t r I CC(V) +t f I CC(V) ) V CC. Where: P ad = additional power dissipation (µw); f i = input frequency (MHz); t r = input rise time (µs); 10% to 90%; t f = input fall time (µs); 10% to 90%; I CC(V) = average additional supply current (µ). I CC(V) differs with positive or negative input transitions, as shown in Figs 16 and 17. For 74HC/HCT14 used in a relaxation oscillator circuit, see Fig.18. Note to application information ll values given are typical unless otherwise specified. 400 I CC(V) (µ) positive - going edge MN852 negative - going edge V 6 CC (V) Linear change of V I between 0.1V CC to 0.9V CC Fig.16 verage I CC for 74HC14 Schmitt trigger devices. 400 I CC(V) (µ) MN positive - going egde edge R 200 C 100 negative - going egde edge MN V 6 CC (V) Linear change of V I between 0.1V CC to 0.9V CC. Fig.17 verage I CC for HCT Schmitt trigger devices HC14 : f = T 0.8 RC HCT14 : f = T 0.67 RC Fig.18 Relaxation oscillator using 74HC/HCT Oct 30 17

18 PCKGE OUTLINES SO14: plastic small outline package; 14 leads; body width 3.9 mm SOT108-1 D E X c y H E v M Z 14 8 Q pin 1 index 2 1 ( ) 3 θ L p 1 7 L e b p w M detail X mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max b p c D (1) E (1) e H (1) E L L p Q v w y Z Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included θ o 8 o OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT E06 MS Oct 30 18

19 DIP14: plastic dual in-line package; 14 leads (300 mil) SOT27-1 D M E seating plane 2 L 1 Z 14 e b b 1 8 w M c (e ) 1 M H pin 1 index E mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H w (1) Z max Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT G04 MO-001 SC Oct 30 19

20 TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm SOT402-1 D E X c y H E v M Z 14 8 pin 1 index 2 1 Q ( ) 3 θ 1 7 e b p w M L detail X L p mm scale DIMENSIONS (mm are the original dimensions) UNIT b p c D (1) E (2) e H (1) E L L p Q v w y Z max. mm θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT402-1 MO-153 EUROPEN PROJECTION ISSUE DTE Oct 30 20

21 DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1 D B E 1 c terminal 1 index area detail X terminal 1 index area e 1 e b 2 6 v M w M C C B y 1 C C y L 1 7 E h e D h X mm scale DIMENSIONS (mm are the original dimensions) UNIT (1) max. 1 b c D (1) D h E (1) E h e e 1 L v w y y 1 mm Note 1. Plastic or metal protrusions of mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT MO EUROPEN PROJECTION ISSUE DTE Oct 30 21

22 DT SHEET STTUS LEVEL DT SHEET STTUS (1) PRODUCT STTUS (2)(3) DEFINITION I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Notes 1. Please consult the most recently issued data sheet before initiating or completing a design. 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. DEFINITIONS Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the bsolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. pplication information pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. DISCLIMERS Life support applications These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified Oct 30 22

23 a worldwide company Contact information For additional information please visit Fax: For sales offices addresses send to: Koninklijke Philips Electronics N.V SC75 ll rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Printed in The Netherlands /03/pp23 Date of release: 2003 Oct 30 Document order number:

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT

4-bit binary full adder with fast carry CIN + (A1 + B1) + 2(A2 + B2) + 4(A3 + B3) + 8(A4 + B4) = = S1 + 2S2 + 4S3 + 8S4 + 16COUT Rev. 03 11 November 2004 Product data sheet 1. General description 2. Features The is a high-speed Si-gate CMOS device and is pin compatible with low power Schottky TTL (LSTTL). The is specified in compliance

More information

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate

74HC02; 74HCT02. 1. General description. 2. Features and benefits. Ordering information. Quad 2-input NOR gate Rev. 5 26 November 2015 Product data sheet 1. General description 2. Features and benefits The is a quad 2-input NOR gate. Inputs include clamp diodes. This enables the use of current limiting resistors

More information

74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate

74HC32; 74HCT32. 1. General description. 2. Features and benefits. Quad 2-input OR gate Rev. 5 4 September 202 Product data sheet. General description The is a quad 2-input OR gate. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages

More information

74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting

74HC138; 74HCT138. 3-to-8 line decoder/demultiplexer; inverting Rev. 6 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive

More information

74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer

74HC154; 74HCT154. 4-to-16 line decoder/demultiplexer Rev. 7 29 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a. It decodes four binary weighted address inputs (A0 to A3) to sixteen mutually

More information

74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer

74HC238; 74HCT238. 3-to-8 line decoder/demultiplexer Rev. 4 27 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The decodes three binary weighted address inputs (A0, A1 and A2) to eight mutually exclusive

More information

74HC4040; 74HCT4040. 12-stage binary ripple counter

74HC4040; 74HCT4040. 12-stage binary ripple counter Rev. 5 3 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a with a clock input (CP), an overriding asynchronous master reset

More information

74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information

74HC377; 74HCT377. 1. General description. 2. Features and benefits. 3. Ordering information Rev. 4 24 February 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an octal positive-edge triggered D-type flip-flop. The device features clock (CP)

More information

74HC165; 74HCT165. 8-bit parallel-in/serial out shift register

74HC165; 74HCT165. 8-bit parallel-in/serial out shift register Rev. 4 28 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is an 8-bit serial or parallel-in/serial-out shift register. The device

More information

74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state

74HC573; 74HCT573. 1. General description. 2. Features and benefits. Octal D-type transparent latch; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description The is an 8-bit D-type transparent latch with 3-state outputs. The device features latch enable (LE) and output enable (OE) inputs. When LE

More information

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC393; 74HCT393. Dual 4-bit binary ripple counter Rev. 6 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC393; 7474HCT393 is a dual 4-stage binary ripple counter. Each counter features

More information

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger Rev. 5 29 January 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad positive-edge triggered D-type flip-flop with individual data inputs (Dn)

More information

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger Rev. 5 30 November 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual negative edge triggered JK flip-flop featuring individual J and K inputs,

More information

Hex buffer with open-drain outputs

Hex buffer with open-drain outputs Rev. 5 27 October 20 Product data sheet. General description The provides six non-inverting buffers. The outputs are open-drain and can be connected to other open-drain outputs to implement active-low

More information

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state Rev. 7 4 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit positive-edge triggered D-type flip-flop with 3-state outputs. The device

More information

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset Rev. 9 19 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with

More information

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 7 26 January 2015 Product data sheet 1. General description The are high-speed Si-gate CMOS devices and are pin

More information

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30

INTEGRATED CIRCUITS. 74LVC08A Quad 2-input AND gate. Product specification IC24 Data Handbook. 1997 Jun 30 INTEGRATED CIRCUITS IC24 Data Handbook 1997 Jun 30 FEATURES Wide supply voltage range of 1.2 V to 3.6 V In accordance with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5 V CMOS low power consumption

More information

74HC74; 74HCT74. 1. General description. 2. Features and benefits. 3. Ordering information

74HC74; 74HCT74. 1. General description. 2. Features and benefits. 3. Ordering information Rev. 5 3 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The 74HC74 and 74HCT74 are dual positive edge triggered D-type flip-flop. They have individual

More information

74HC4067; 74HCT4067. 16-channel analog multiplexer/demultiplexer

74HC4067; 74HCT4067. 16-channel analog multiplexer/demultiplexer Rev. 6 22 May 2015 Product data sheet 1. General description The is a single-pole 16-throw analog switch (SP16T) suitable for use in analog or digital 16:1 multiplexer/demultiplexer applications. The switch

More information

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function.

3-input EXCLUSIVE-OR gate. The 74LVC1G386 provides a 3-input EXCLUSIVE-OR function. Rev. 02 3 September 2007 Product data sheet 1. General description The provides a 3-input EXCLUSIVE-OR function. The input can be driven from either 3.3 or 5 V devices. This feature allows the use of these

More information

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications

74HC595; 74HCT595. 1. General description. 2. Features and benefits. 3. Applications 8-bit serial-in, serial or parallel-out shift register with output latches; 3-state Rev. 8 25 February 2016 Product data sheet 1. General description The is an 8-bit serial-in/serial or parallel-out shift

More information

74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter

74HCU04. 1. General description. 2. Features and benefits. 3. Ordering information. Hex unbuffered inverter Rev. 7 8 December 2015 Product data sheet 1. General description The is a hex unbuffered inverter. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to

More information

Quad 2-input NAND Schmitt trigger

Quad 2-input NAND Schmitt trigger Rev. 9 15 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a quad two-input NAND gate. Each input has a Schmitt trigger circuit. The gate switches

More information

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch

74HC4066; 74HCT4066. Quad single-pole single-throw analog switch Rev. 8 3 December 2015 Product data sheet 1. General description The is a quad single pole, single throw analog switch. Each switch features two input/output terminals (ny and nz) and an active HIGH enable

More information

3-to-8 line decoder, demultiplexer with address latches

3-to-8 line decoder, demultiplexer with address latches Rev. 7 29 January 2016 Product data sheet 1. General description The is a high-speed Si-gate CMOS device and is pin compatible with low-power Schottky TTL (LSTTL). The is specified in compliance with JEDEC

More information

74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate

74HC2G02; 74HCT2G02. 1. General description. 2. Features and benefits. 3. Ordering information. Dual 2-input NOR gate Rev. 5 27 September 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a dual 2-input NOR gate. Inputs include clamp diodes. This enables the use of

More information

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14

INTEGRATED CIRCUITS. NE558 Quad timer. Product data Supersedes data of 2001 Aug 03. 2003 Feb 14 INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 2003 Feb 14 DESCRIPTION The Quad Timers are monolithic timing devices which can be used to produce four independent timing functions. The output sinks

More information

8-bit binary counter with output register; 3-state

8-bit binary counter with output register; 3-state Rev. 3 24 February 2016 Product data sheet 1. General description The is an 8-bit binary counter with a storage register and 3-state outputs. The storage register has parallel (Q0 to Q7) outputs. The binary

More information

Low-power configurable multiple function gate

Low-power configurable multiple function gate Rev. 7 10 September 2014 Product data sheet 1. General description The provides configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate

HEF4011B. 1. General description. 2. Features and benefits. 3. Ordering information. 4. Functional diagram. Quad 2-input NAND gate Rev. 6 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a quad 2-input NAND gate. The outputs are fully buffered for the highest noise

More information

74HC4051; 74HCT4051. 8-channel analog multiplexer/demultiplexer

74HC4051; 74HCT4051. 8-channel analog multiplexer/demultiplexer Rev. 8 5 February 2016 Product data sheet 1. General description The is a single-pole octal-throw analog switch (SP8T) suitable for use in analog or digital 8:1 multiplexer/demultiplexer applications.

More information

DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20.

DATA SHEET. BST50; BST51; BST52 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Feb 20. DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D109 Supersedes data of 2001 Feb 20 2004 Dec 09 FEATURES High current (max. 0.5 A) Low voltage (max. 80 V) Integrated diode and resistor. APPLICATIONS

More information

The 74LVC1G04 provides one inverting buffer.

The 74LVC1G04 provides one inverting buffer. Rev. 12 6 ugust 2012 Product data sheet 1. General description The provides one inverting buffer. Input can be driven from either 3.3 V or 5 V devices. These features allow the use of these devices in

More information

The 74LVC1G11 provides a single 3-input AND gate.

The 74LVC1G11 provides a single 3-input AND gate. Rev. 8 17 September 2015 Product data sheet 1. General description The provides a single 3-input AND gate. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use of this

More information

DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28.

DATA SHEET. BC875; BC879 NPN Darlington transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 May 28. DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 May 28 2004 Nov 05 FEATURES High DC current gain (min. 1000) High current (max. 1 A) Low voltage (max. 80 V) Integrated

More information

1-of-4 decoder/demultiplexer

1-of-4 decoder/demultiplexer Rev. 6 1 April 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications The contains two 1-of-4 decoders/demultiplexers. Each has two address inputs (na0 and na1, an active

More information

Bus buffer/line driver; 3-state

Bus buffer/line driver; 3-state Rev. 11 2 July 2012 Product data sheet 1. General description The provides one non-inverting buffer/line driver with 3-state output. The 3-state output is controlled by the output enable input (OE). HIGH-level

More information

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register

HEF4021B. 1. General description. 2. Features and benefits. 3. Ordering information. 8-bit static shift register Rev. 10 21 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an (parallel-to-serial converter) with a synchronous serial data input (DS), a clock

More information

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

74F257A Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) INTEGRATED CIRCUITS Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State) 1995 Mar 31 IC15 Data Handbook Philips Semiconductors Quad 2-line to 1-line selector/multiplexer, non-inverting (3-State)

More information

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer.

Buffer with open-drain output. The 74LVC1G07 provides the non-inverting buffer. Rev. 11 29 June 2012 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement

More information

DISCRETE SEMICONDUCTORS DATA SHEET

DISCRETE SEMICONDUCTORS DATA SHEET DISCRETE SEMICONDUCTORS DATA SHEET book, halfpage M3D186 Supersedes data of 1999 Apr 23 2001 Oct 10 FEATURES High current (max. 1 A) Low voltage (max. 80 V). APPLICATIONS Audio and video amplifiers. PINNING

More information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop Rev. 9 10 December 2015 Product data sheet 1. General description 2. Features and benefits 3. Applications The is a dual D-type flip-flop that features independent set-direct input (SD), clear-direct input

More information

14-stage ripple-carry binary counter/divider and oscillator

14-stage ripple-carry binary counter/divider and oscillator Rev. 8 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is a with three oscillator terminals (RS, REXT and CEXT), ten buffered outputs (Q3 to

More information

Triple single-pole double-throw analog switch

Triple single-pole double-throw analog switch Rev. 12 25 March 2016 Product data sheet 1. General description 2. Features and benefits 3. Applications 4. Ordering information The is a triple single-pole double-throw (SPDT) analog switch, suitable

More information

MM74HC14 Hex Inverting Schmitt Trigger

MM74HC14 Hex Inverting Schmitt Trigger MM74HC14 Hex Inverting Schmitt Trigger General Description The MM74HC14 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as

More information

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook

INTEGRATED CIRCUITS. 74F153 Dual 4-line to 1-line multiplexer. Product specification 1996 Jan 05 IC15 Data Handbook INTEGRATED CIRCUITS 1996 Jan 05 IC15 Data Handbook FEATURES Non-inverting outputs Separate enable for each section Common select inputs See 74F253 for 3-State version PIN CONFIGURATION Ea 1 S1 2 I3a 3

More information

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop

HEF4013B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Dual D-type flip-flop Rev. 8 21 November 2011 Product data sheet 1. General description 2. Features and benefits 3. pplications The is a dual -type flip-flop that features independent set-direct input (S), clear-direct input

More information

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop General Description The MM74HCT373 octal D-type latches and MM74HCT374 Octal D-type flip flops advanced silicongate CMOS technology, which provides

More information

8-channel analog multiplexer/demultiplexer

8-channel analog multiplexer/demultiplexer Rev. 12 25 March 2016 Product data sheet 1. General description The is an with three address inputs (S1 to S3), an active LOW enable input (E), eight independent inputs/outputs (Y0 to Y7) and a common

More information

8-bit synchronous binary down counter

8-bit synchronous binary down counter Rev. 5 21 April 2016 Product data sheet 1. General description The is an 8-bit synchronous down counter. It has control inputs for enabling or disabling the clock (CP), for clearing the counter to its

More information

MM74HC174 Hex D-Type Flip-Flops with Clear

MM74HC174 Hex D-Type Flip-Flops with Clear Hex D-Type Flip-Flops with Clear General Description The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity,

More information

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook.

INTEGRATED CIRCUITS. 74F74 Dual D-type flip-flop. Product specification Supercedes data of 1990 Oct 23 IC15 Data Handbook. INTEGRATED CIRCUITS Supercedes data of 1990 Oct 23 IC15 Data Handbook 1996 Mar 12 FEATURE Industrial temperature range available ( 40 C to +85 C) DESCRIPTION The is a dual positive edge-triggered D-type

More information

NTB0102. 1. General description. 2. Features and benefits. Dual supply translating transceiver; auto direction sensing; 3-state

NTB0102. 1. General description. 2. Features and benefits. Dual supply translating transceiver; auto direction sensing; 3-state Dual supply translating transceiver; auto direction sensing; 3-state Rev. 4 23 January 2013 Product data sheet 1. General description The is a 2-bit, dual supply translating transceiver with auto direction

More information

74ALVC164245. 16-bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

74ALVC164245. 16-bit dual supply translating transceiver; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver. Rev. 8 15 March 2012 Product data sheet 1. General description The is a high-performance, low-power, low-voltage, Si-gate CMOS device, superior to most advanced CMOS compatible TTL families. The is a 16-bit

More information

MM74HC273 Octal D-Type Flip-Flops with Clear

MM74HC273 Octal D-Type Flip-Flops with Clear MM74HC273 Octal D-Type Flip-Flops with Clear General Description The MM74HC273 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise

More information

D-PAK version of BUK117-50DL

D-PAK version of BUK117-50DL D-PK version of BUK117-50DL DESCRIPTION QUICK REFERENCE DT Monolithic temperature and SYMBOL PRMETER MX. UNIT overload protected logic level power MOSFET in TOPFET2 technology V DS Continuous drain source

More information

SMD version of BUK118-50DL

SMD version of BUK118-50DL DESCRIPTION QUICK REFERENCE DT Monolithic temperature and SYMBOL PRMETER MX. UNIT overload protected logic level power MOSFET in TOPFET2 technology V DS Continuous drain source voltage 50 V assembled in

More information

74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger

74AUP1G74. 1. General description. 2. Features and benefits. Low-power D-type flip-flop with set and reset; positive-edge trigger Low-power D-type flip-flop with set and reset; positive-edge trigger Rev. 9 6 January 2014 Product data sheet 1. General description The provides a low-power, low-voltage single positive-edge triggered

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRTED CIRCUITS DT SEET For a complete data sheet, please also download: The IC06 74C/CT/CU/CMOS ogic Family Specifications The IC06 74C/CT/CU/CMOS ogic Package Information The IC06 74C/CT/CU/CMOS ogic

More information

I T(AV) off-state voltages. PINNING - TO92 variant PIN CONFIGURATION SYMBOL. 3 anode g

I T(AV) off-state voltages. PINNING - TO92 variant PIN CONFIGURATION SYMBOL. 3 anode g BT9 series GENERL DESCRIPTION QUICK REFERENCE DT Passivated, sensitive gate thyristors in a SYMBOL PRMETER MX. MX. MX. UNIT plastic envelope, intended for use in general purpose switching and phase BT9

More information

Low-power D-type flip-flop; positive-edge trigger; 3-state

Low-power D-type flip-flop; positive-edge trigger; 3-state Rev. 8 29 November 2012 Product data sheet 1. General description The provides the single D-type flip-flop with 3-state output. The flip-flop will store the state of data input (D) that meet the set-up

More information

74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger

74LVC1G74. 1. General description. 2. Features and benefits. Single D-type flip-flop with set and reset; positive edge trigger Rev. 12 2 pril 2013 Product data sheet 1. General description The is a single positive edge triggered -type flip-flop with individual data () inputs, clock (P) inputs, set (S) and reset (R) inputs, and

More information

MM74HC4538 Dual Retriggerable Monostable Multivibrator

MM74HC4538 Dual Retriggerable Monostable Multivibrator MM74HC4538 Dual Retriggerable Monostable Multivibrator General Description The MM74HC4538 high speed monostable multivibrator (one shots) is implemented in advanced silicon-gate CMOS technology. They feature

More information

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 04. 2004 Feb 03.

DATA SHEET. MMBT3904 NPN switching transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 04. 2004 Feb 03. DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Supersedes data of 2002 Oct 04 2004 Feb 03 FEATURES Collector current capability I C = 200 ma Collector-emitter voltage V CEO = 40 V. APPLICATIONS

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

How To Control A Power Supply On A Powerline With A.F.F Amplifier

How To Control A Power Supply On A Powerline With A.F.F Amplifier INTEGRATED CIRCUITS DATA SHEET Sound I.F. amplifier/demodulator for TV File under Integrated Circuits, IC02 March 1986 GENERAL DESCRIPTION The is an i.f. amplifier with a symmetrical FM demodulator and

More information

logic level for RCD/ GFI/ LCCB applications

logic level for RCD/ GFI/ LCCB applications logic level for RCD/ GFI/ LCCB applications BT68GW GENERL DESCRIPTION QUICK REFERENCE DT Passivated, sensitive gate thyristor in a plastic SYMBOL PRMETER MX. UNIT envelope suitable for surface mounting,

More information

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger

CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger CD4093BM CD4093BC Quad 2-Input NAND Schmitt Trigger General Description The CD4093B consists of four Schmitt-trigger circuits Each circuit functions as a 2-input NAND gate with Schmitt-trigger action on

More information

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS

DATA SHEET. PMEGXX10BEA; PMEGXX10BEV 1 A very low V F MEGA Schottky barrier rectifier DISCRETE SEMICONDUCTORS DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 24 Apr 2 24 Jun 4 FEATURES Forward current: A Reverse voltages: 2 V, 3 V, 4 V Very low forward voltage Ultra small and very small plastic SMD package

More information

74F168*, 74F169 4-bit up/down binary synchronous counter

74F168*, 74F169 4-bit up/down binary synchronous counter INTEGRATED CIRCUITS 74F168*, * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Jan 5 IC15 Data Handbook FEATURES Synchronous counting and loading Up/Down counting

More information

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS

DATA SHEET. HEF40374B MSI Octal D-type flip-flop with 3-state outputs. For a complete data sheet, please also download: INTEGRATED CIRCUITS INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC04 LOCMOS HE4000B Logic Family Specifications HEF, HEC The IC04 LOCMOS HE4000B Logic Package Outlines/Information HEF,

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SEET For a complete data sheet, please also download: The IC6 74C/CT/CU/CMOS Logic Family Specifications The IC6 74C/CT/CU/CMOS Logic Package Information The IC6 74C/CT/CU/CMOS

More information

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. http://www.philips.semiconductors.com use http://www.nxp.com

MOSFET N-channel enhancement switching transistor IMPORTANT NOTICE. http://www.philips.semiconductors.com use http://www.nxp.com Rev. 3 21 November 27 Product data sheet Dear customer, IMPORTANT NOTICE As from October 1st, 26 Philips Semiconductors has a new trade name - NXP Semiconductors, which will be used in future data sheets

More information

DISCRETE SEMICONDUCTORS DATA SHEET

DISCRETE SEMICONDUCTORS DATA SHEET DISCRETE SEMICONDUCTORS DATA SHEET ndbook, halfpage M3D49 Schottky barrier rectifiers 23 Aug 2 FEATURES Very low forward voltage High surge current Very small plastic SMD package. APPLICATIONS Low voltage

More information

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs

74VHC574 Octal D-Type Flip-Flop with 3-STATE Outputs 74HC574 Octal D-Type Flip-Flop with 3-STATE Outputs General Description Ordering Code: March 1993 Revised May 2005 The HC574 is an advanced high speed CMOS octal flipflop with 3-STATE output fabricated

More information

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

INTEGRATED CIRCUITS. For a complete data sheet, please also download: INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS ogic Family Specifications The IC06 74HC/HCT/HCU/HCMOS ogic Package Information The IC06 74HC/HCT/HCU/HCMOS

More information

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate

CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate CD4001BC/CD4011BC Quad 2-Input NOR Buffered B Series Gate Quad 2-Input NAND Buffered B Series Gate General Description The CD4001BC and CD4011BC quad gates are monolithic complementary MOS (CMOS) integrated

More information

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan 26. 2001 Sep 21.

DATA SHEET. PBSS5540Z 40 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2001 Jan 26. 2001 Sep 21. DISCRETE SEMICONDUCTORS DATA SHEET fpage M3D87 PBSS554Z 4 V low V CEsat PNP transistor Supersedes data of 21 Jan 26 21 Sep 21 FEATURES Low collector-emitter saturation voltage High current capability Improved

More information

N-channel enhancement mode TrenchMOS transistor

N-channel enhancement mode TrenchMOS transistor FEATURES SYMBOL QUICK REFERENCE DATA Trench technology d V DSS = V Low on-state resistance Fast switching I D = A High thermal cycling performance Low thermal resistance R DS(ON) mω (V GS = V) g s R DS(ON)

More information

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer

74AC139 74ACT139 Dual 1-of-4 Decoder/Demultiplexer Dual 1-of-4 Decoder/Demultiplexer General Description The AC/ACT139 is a high-speed, dual 1-of-4 decoder/ demultiplexer. The device has two independent decoders, each accepting two inputs and providing

More information

HCF4081B QUAD 2 INPUT AND GATE

HCF4081B QUAD 2 INPUT AND GATE QUAD 2 INPUT AND GATE MEDIUM SPEED OPERATION : t PD = 60ns (Typ.) at 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA (MAX) AT DD = 18 T A = 25

More information

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12

DISCRETE SEMICONDUCTORS DATA SHEET. dbook, halfpage M3D088. BB201 Low-voltage variable capacitance double diode. Product specification 2001 Oct 12 DISCRETE SEMICONDUCTORS DATA SHEET dbook, halfpage M3D088 Low-voltage variable capacitance double 2001 Oct 12 Low-voltage variable capacitance double FEATURES Excellent linearity C1: 95 pf; C7.5: 27.6

More information

MC14008B. 4-Bit Full Adder

MC14008B. 4-Bit Full Adder 4-Bit Full Adder The MC4008B 4bit full adder is constructed with MOS PChannel and NChannel enhancement mode devices in a single monolithic structure. This device consists of four full adders with fast

More information

HCC/HCF4032B HCC/HCF4038B

HCC/HCF4032B HCC/HCF4038B HCC/HCF4032B HCC/HCF4038B TRIPLE SERIAL ADDERS INERT INPUTS ON ALL ADDERS FOR SUM COMPLEMENTING APPLICATIONS FULLY STATIC OPERATION...DC TO 10MHz (typ.) @ DD = 10 BUFFERED INPUTS AND OUTPUTS SINGLE-PHASE

More information

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking

Description. Table 1. Device summary. Order code Temperature range Package Packaging Marking 14-stage ripple carry binary counter/divider and oscillator Applications Automotive Industrial Computer Consumer Description Datasheet - production data Features Medium speed operation Common reset Fully

More information

INTEGRATED CIRCUITS DATA SHEET. SAA1064 4-digit LED-driver with I 2 C-Bus interface. Product specification File under Integrated Circuits, IC01

INTEGRATED CIRCUITS DATA SHEET. SAA1064 4-digit LED-driver with I 2 C-Bus interface. Product specification File under Integrated Circuits, IC01 INTEGRATED CIRCUITS DATA SHEET 4-digit LED-driver with I 2 C-Bus interface File under Integrated Circuits, IC01 February 1991 GENERAL DESCRIPTION The LED-driver is a bipolar integrated circuit made in

More information

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch)

High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch) DG2301 ishay Siliconix DESCRIPTION The DG2301 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption:

TS555. Low-power single CMOS timer. Description. Features. The TS555 is a single CMOS timer with very low consumption: Low-power single CMOS timer Description Datasheet - production data The TS555 is a single CMOS timer with very low consumption: Features SO8 (plastic micropackage) Pin connections (top view) (I cc(typ)

More information

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES

DG2302. High-Speed, Low r ON, SPST Analog Switch. Vishay Siliconix. (1-Bit Bus Switch with Level-Shifter) RoHS* COMPLIANT DESCRIPTION FEATURES High-Speed, Low r ON, SPST Analog Switch (1-Bit Bus Switch with Level-Shifter) DG2302 DESCRIPTION The DG2302 is a high-speed, 1-bit, low power, TTLcompatible bus switch. Using sub-micron CMOS technology,

More information

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858

DISCRETE SEMICONDUCTORS DATA SHEET BC856; BC857; BC858 DISCRETE SEMICONDUCTORS DATA SHEET Supersedes data of 23 Apr 9 24 Jan 16 FEATURES Low current (max. 1 ma) Low voltage (max. 65 V). APPLICATIONS General purpose switching and amplification. PINNING PIN

More information

HCF4001B QUAD 2-INPUT NOR GATE

HCF4001B QUAD 2-INPUT NOR GATE QUAD 2-INPUT NOR GATE PROPAGATION DELAY TIME: t PD = 50ns (TYP.) at V DD = 10V C L = 50pF BUFFERED INPUTS AND OUTPUTS STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS QUIESCENT CURRENT SPECIFIED UP TO 20V

More information

DM74121 One-Shot with Clear and Complementary Outputs

DM74121 One-Shot with Clear and Complementary Outputs June 1989 Revised July 2001 DM74121 One-Shot with Clear and Complementary Outputs General Description The DM74121 is a monostable multivibrator featuring both positive and negative edge triggering with

More information

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS

MC74HC132A. Quad 2-Input NAND Gate with Schmitt-Trigger Inputs. High Performance Silicon Gate CMOS MC74HC32A Quad 2-Input NAND Gate with Schmitt-Trigger Inputs High Performance Silicon Gate CMOS The MC74HC32A is identical in pinout to the LS32. The device inputs are compatible with standard CMOS outputs;

More information

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS DISCRETE SEMICONDUCTORS DATA SHEET N-channel silicon field-effect transistors Supersedes data of April 995 996 Jul BF5A; BF5B; BF5C FEATURES Interchangeability of drain and source connections Frequencies

More information

Medium power Schottky barrier single diode

Medium power Schottky barrier single diode Rev. 03 17 October 2008 Product data sheet 1. Product profile 1.1 General description Planar medium power Schottky barrier single diode with an integrated guard ring for stress protection, encapsulated

More information

HCF4070B QUAD EXCLUSIVE OR GATE

HCF4070B QUAD EXCLUSIVE OR GATE QUAD EXCLUSIE OR GATE MEDIUM-SPEED OPERATION t PHL = t PLH = 70ns (Typ.) at CL = 50 pf and DD = 10 QUIESCENT CURRENT SPECIFIED UP TO 20 5, 10 AND 15 PARAMETRIC RATINGS INPUT LEAKAGE CURRENT I I = 100nA

More information

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches

CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches CD4043BC CD4044BC Quad 3-STATE NOR R/S Latches Quad 3-STATE NAND R/S Latches General Description The CD4043BC are quad cross-couple 3-STATE CMOS NOR latches, and the CD4044BC are quad cross-couple 3- STATE

More information

DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS. 1996 Jan 08

DATA SHEET. TDA8560Q 2 40 W/2 Ω stereo BTL car radio power amplifier with diagnostic facility INTEGRATED CIRCUITS. 1996 Jan 08 INTEGRATED CIRCUITS DATA SHEET power amplifier with diagnostic facility Supersedes data of March 1994 File under Integrated Circuits, IC01 1996 Jan 08 FEATURES Requires very few external components High

More information