Due: Friday, October 25, 2002 (in class); 5% of course grade.
|
|
- Amos Watkins
- 7 years ago
- Views:
Transcription
1 Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/Comp Sci 352 Digital System Fundamentals - Fall DESIGN PROJECT 1: BCD DIGIT MODULE Due: Friday, October 25, 2002 (in class); 5% of course grade. In Project 2, your will be designing a BCD calculator as a team of two students. The purpose of Project 1 is to prepare you for Project 2 by helping you learn more about the Mentor Graphics da and a logic simplification tool CAFE. The goals of project 1 are to: 1. Increase your familiarity with Mentor Graphics design and simulation tools, and familiarize you with CAFE (a logic simplification tool), 2. Improve your understanding of material covered in class, and 3. To provide modules to be used in Project 2. In Project 1, you are to design a module which can perform BCD addition, subtraction, and decimal complement of BCD digits to be used for Project 2, and to learn how to use the logic simplification tool, CAFE. Naturally, Project 1 consists of two parts: Part 1) BCD module design using da, and Part 2) Logic simplification using CAFE. Project 1 is to be submitted by end of your lecture on the deadline date given above and will be approximately 5% of your grade. Project 1 is an individual project; each student is to work on Project 1 alone and is not to copy designs or results from others. However, sharing knowledge and tips on how to use Mentor Graphics tools and/or CAFÉ with others is allowed and encouraged. This project description is organized as follows. For the Part 1 of the project, initially, we give specifications for the BCD digit module. The specifications will be followed by a number of design exercises that will lead you through the design and CAD tool usage. For Part 2 of the project, you are given the descriptions of seven-segment LED display and you are to use CAFÉ to simplify logics to implement seven outputs. You are strongly encouraged to study this entire description carefully before you begin.
2 PART 1. BCD Module Design PROJECT SPECIFICATIONS TABLE 1. OPERATIONS FOR BCD DIGIT ASC COMP_A SUB Operation 0 0 BCD Addition: S = A + B + CIN 0 1 BCD Subtraction: S = A + 9 s Comp(B) + CIN 1 0 BCD Complement of A: S = 9 s Comp(A) + CIN The external connections to the BCD Digit module are given on the symbol in Figure 1. A(3:0) and B(3:0) are the two BCD digit inputs. S(3:0) is the BCD digit output. CIN is the BCD carry input and COUT is the BCD carry output. COMP_A and SUB are the two control signals. The operation of the BCD Digit module is specified in Table 1. FIGURE 1. SYMBOL FOR BCD DIGIT ADD-SUBTRACT-COMPLEMENT MODULE A top-level schematic of the BCD Digit module is given in Figure 2. The logic within the dashed box is a standard BCD adder with modifications from Figure 3-35 of the textbook. The additional logic is present to provide BCD subtraction and BCD complement. We will be using the 10 s complement and addition to perform subtraction. The 10 s complement will be implemented by using the 9 s complement of the digits and adding 1. For the least significant digit, the subtract operation is A + 9 s Comp(B) + 1 producing BCD sum digit S and BCD carry COUT. For the other digits, the subtract operation is A + 9 s Comp(A) + CIN where CIN is the BCD carry in. For an n-digit BCD adder/subtractor, n copies of this module can be used with CIN = 1 for the least significant digit and CIN connected to COUT of the prior module as in a ripple carry adder. The logic required for addition and subtraction is a selective 9 s complement module. When COMP equals 0, the BIN inputs are simply passed through the block unchanged. When COMP = 1, the block outputs are the 9 s complement of the BIN inputs. The remaining logic and modules are present to take the 10 s complement of input A. This will be used for a correction step that will be needed in Project 2. Overall, the 10 s complement of A will be implemented as: s Comp(A) + 1. This is generated by setting A = 0 and by replacing B with A in A + 9 s Comp(B) + CIN. To set ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 2
3 A = 0, we AND A with the complement of COMP_A. To replace B with A at the inputs of the 9 s Complement module, we use a quad 2-to-1 multiplexer. For this multiplexer, when COMP_A = 0, S = 1 so that B is its output. When COMP_A = 1, S = 0, giving A as the multiplexer output. Again, for the least significant digit, CIN = 1. IMPLEMENTATION This section gives a step-by-step process to design the BCD Digit module. Some initial guidelines: 1. Be sure to name all inputs and outputs and modules exactly as given in Fig. 2. Notice that the locations/orientation of pins, labels and size/shape of a symbol, such as a 4-bit adder, can be modified in da to make the wiring/connection easier. 2. Do not use buses within any of the modules, only in the top-level schematic. 3. Remember that you must label the bus before you connect the wires to it. 4. A constant 0 can be obtained by connecting to the gen_lib component ground. 5. A constant 1 can be obtained by connecting to the gen_lib component vcc. Figure 2. Top-level Schematic of BCD Digit Module ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 3
4 adder4: Design adder4 using da. Use Figure 3-28 as a reference and use the full adder fa available in gen_lib. For the labeling of inputs and outputs of adder4, use the labels shown in Figure 2. Using quicksim, manually apply some inputs to the adder to be sure that the carry chain is wired correctly. Print out your schematic when finished. Submit: Printed schematic of adder4. mux4: Design mux4 using da. Interconnect four copies of mux21 available from gen_lib. Connect an A input to I0 on each mux21 and a B input to I1 on each mux21. Manually apply some inputs in quicksim to the mux to be sure it is correct. Print out your schematic when finished. Submit: Printed schematic of mux4. carry_gen: Design carry_gen using da. Use the logic from Figure Manually apply some inputs in quicksim to carry_gen to be sure it is logically correct. Print out your schematic when finished. Submit: Printed schematic of carry_gen and a print of the trace window contents for your test. comp9s: Design comp9s using da. First find a truth table for the 9 s complement function (don t forget the don t cares and ignore selection for the moment) and then use K- maps to simplify the logic. Use the mux4 module to select between the normal and complemented versions of BIN. Print out your schematic when finished. In quicksim, apply all 10 values for BIN for the 9 s complemented case and apply addition tests to check the selection function. Submit: Truth table of the 9 s complement function, and the K-Maps used to obtain the simplified logic. Printed schematic of comp9s and a print of the trace window contents for your test. bcd_digit: Design bcd_digit using da. Incorporate the modules you have previously designed as shown in Figure 2, add the additional logic gates and carefully connect including the buses. A quicksim force file for testing bcd_digit will be posted on the website. Use this force file to do the test. Write the list output to a file and from the file print out the list output. Print out your schematic when finished. Generate a symbol for bcd_digit and print it out as well. Submit: Printed schematic of bcd_digit, printed symbol for bcd_digit and list output from quicksim. ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 4
5 Part 2: Logic Simplification with CAFÉ Hexadecimal to Seven-Segment Encoder Often, digital readouts found in electronic calculators and digital watches use sevensegment LEDs (Light Emitting Diodes). Each of the seven segments in a given digit contains an individual LED, each segments are labeled a-g as shown in Figure 3. When a suitable voltage is applied to a given segment LED, current flows through and illuminates that segment LED. By choosing which segments to illuminate, any of the nine digits can be shown. For example, as shown in the Figure 3, a 2 can be displayed by illuminating segments a, b, d, e, and g. In the second part of Project 1, we will examine how we can use logic simplification tool CAFÉ to encode hexadecimal to seven-segment LED display. Figure 3. Seven-segment LED Display and Partially-filled Truth Table Seven segment displays come in two varieties - common anode (CA) and common cathode (CC). In a CA display, the anodes for the seven segments are joined into a single circuit node. To illuminate a segment in a CA display, the voltage on a cathode must be at a suitably lower voltage (about.7v) than the anode. In a CC display, the cathodes are joined together, and the segments are illuminated by bringing the anode voltage higher than the cathode node (again, by about.7v). You need not understand the details of CA and CC displays, but recognizing the facts that in a CA display, 0 represents illuminated segment and 1 represents un- illuminated segment, and opposite in CC display (1 represents illuminated and 0 represents un- illuminated). For simplicity, we assume that we will be using CC type seven-segment LED display, thus we use 1 to represent illuminated segment and 0 to represent un- illuminated segment. ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 5
6 Figure 4. Illuminations for Hexadecimal to Seven-Segment LED Display. A partially filled truth table for CC-type seven-segment LED display is shown in Figure 3 and can also be found in our text book, Table 3-3, page 110. Complete the truth table, SOMs and POMs for encoder of each seven-segment in the last two pages of the project descriptions (see page 8-9). Part 2 1.: Complete the truth table for hexadecimal to seven-segment LED Part 2 2.: Fill in the sum of minterms and product of maxterms for each seven segments: a, b, c, d, e, f and g. Once you fill up the truth table, you will have to put it in a form that café can understand. First, read CAFÉ Documentation in Course Materials (available from Bob s copy shop) carefully. Create an input file to be used for CAFÉ using Minterms as a function specification (use <minterm> as a specification head). You can use any text editors such as vi, emacs, pico, nedit etc to create the input file. Suppose we want to implement XOR function. A 2-input XOR function s minterms are Z=F(X,Y) =? m(1,2). Your input file should look something like in Figure 5. <minterm> 2 X Y. ECE 352 Fall 2002: Yong Kim: UW-ID: xxx-xxx-xxxx Z = 1 2. <process> c Z. Figure 5. An Example CAFÉ Input File for XOR Function. The Functional Specification, <minterm>, specifies how we will provide the function specifications. The first line 2 X Y. ECE specifies that there are two inputs X and Y. ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 6
7 Starting with second line, we can give each output and its minterms. The Process Specification, block starting with <process>, tells CAFÉ what to do and what to write to its output file. The command c Z means form a connection array for output Z. To generate an output, you will type café xor.input xor.output x at the Unix prompt where xor.input is the name of the input file shown in Figure 5. Part 2 3.: Create a CAFÉ input file for seven-segment LED encoder for each seven segments: a, b, c, d, e, f and g using Minterms as a functional specification. Be sure to include the generated output file showing Connection array, Espresso description and Truth table for a, b, c, d, e, f and g. Using the Minterms as the input function specifications for CAFÉ, create an output file containing, 1) Connection array, 2) Espresso description and 3) Truth table for a, b, c, d, e, f and g. Be sure to include your name, section, student ID number as a comment on your input file. Verify and report whether the CAFÉ generated truth table is exactly same as the truth table you have filled in for Part 2-1. Part 2 4.: Create a CAFÉ input file for seven-segment LED encoder for each seven segments: a, b, c, d, e, f and g using Maxterm as a functional specification. Be sure to include the generated output file showing Connection array, Espresso description and Truth table for a, b, c, d, e, f and g. Now, repeat Part 2-3, using Maxterms as the input function specifications for CAFÉ, create an output file containing, 1) Connection array, 2) Espresso description and 3) Truth table for a, b, c, d, e, f and g.. Again, be sure to include your name, section, student ID number as a comment on your input file. Compare your results from Part 2-4 and 2-3. Are the results obtained using Maxterms what you expected? Explain! SUBMISSION Suppose you are now required to use only the CA type seven-segment LED displays instead of CC type seven-segment LED displays. Which input functional specification (Minterms or Maxterms) would you use to get the connection array? Explain why? Staple together all of the required submissions (both Part 1 and Part 2) exactly in the order given and submit them as directed by your instructor. Be sure to answer all the questions for Part 2. Please do not submit to mailboxes or under doors. ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 7
8 Last (family) name: First (given) name: Student I.D. #: Circle section: Kim Hu Department of Electrical and Computer Engineering University of Wisconsin - Madison ECE/Comp Sci 352 Digital System Fundamentals - Fall DESIGN PROJECT 1: BCD DIGIT MODULE Part 2-1. Truth Table for Hex to 7-Segment LED Display Inputs Outputs A B C D a b c d e f g ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 8
9 Part 2-2. Sum of Minterms for 7-Segment LED Display (a, b, c, d, e, f & g) a: f(a,b,c,d) = Sigma m( ) b: f(a,b,c,d) = Sigma m( ) c: f(a,b,c,d) = Sigma m( ) d: f(a,b,c,d) = Sigma m( ) e: f(a,b,c,d) = Sigma m( ) f: f(a,b,c,d) = Sigma m( ) g: f(a,b,c,d) = Sigma m( ) Product of Maxterms for 7-Segment LED Display (a, b, c, d, e, f & g) a: f(a,b,c,d) = Pi M( ) b: f(a,b,c,d) = Pi M( ) c: f(a,b,c,d) = Pi M( ) d: f(a,b,c,d) = Pi M( ) e: f(a,b,c,d) = Pi M( ) f: f(a,b,c,d) = Pi M( ) g: f(a,b,c,d) = Pi M( ) ECE 352 DESIGN PROJECT 1: BCD DIGIT MODULE 9
Binary Adders: Half Adders and Full Adders
Binary Adders: Half Adders and Full Adders In this set of slides, we present the two basic types of adders: 1. Half adders, and 2. Full adders. Each type of adder functions to add two binary bits. In order
More informationearlier in the semester: The Full adder above adds two bits and the output is at the end. So if we do this eight times, we would have an 8-bit adder.
The circuit created is an 8-bit adder. The 8-bit adder adds two 8-bit binary inputs and the result is produced in the output. In order to create a Full 8-bit adder, I could use eight Full -bit adders and
More informationFigure 8-1 Four Possible Results of Adding Two Bits
CHPTER EIGHT Combinational Logic pplications Thus far, our discussion has focused on the theoretical design issues of computer systems. We have not yet addressed any of the actual hardware you might find
More informationELEC 2210 - EXPERIMENT 1 Basic Digital Logic Circuits
Objectives ELEC - EXPERIMENT Basic Digital Logic Circuits The experiments in this laboratory exercise will provide an introduction to digital electronic circuits. You will learn how to use the IDL-00 Bit
More informationKarnaugh Maps & Combinational Logic Design. ECE 152A Winter 2012
Karnaugh Maps & Combinational Logic Design ECE 52A Winter 22 Reading Assignment Brown and Vranesic 4 Optimized Implementation of Logic Functions 4. Karnaugh Map 4.2 Strategy for Minimization 4.2. Terminology
More informationCOMBINATIONAL CIRCUITS
COMBINATIONAL CIRCUITS http://www.tutorialspoint.com/computer_logical_organization/combinational_circuits.htm Copyright tutorialspoint.com Combinational circuit is a circuit in which we combine the different
More informationUnderstanding Logic Design
Understanding Logic Design ppendix of your Textbook does not have the needed background information. This document supplements it. When you write add DD R0, R1, R2, you imagine something like this: R1
More informationTwo's Complement Adder/Subtractor Lab L03
Two's Complement Adder/Subtractor Lab L03 Introduction Computers are usually designed to perform indirect subtraction instead of direct subtraction. Adding -B to A is equivalent to subtracting B from A,
More informationLab 17: Building a 4-Digit 7-Segment LED Decoder
Phys2303 L.A. Bumm [Nexys 1.1.2] Lab 17 (p1) Lab 17: Building a 4-Digit 7-Segment LED Decoder In this lab your will make 4 test circuits, the 4-digit 7-segment decoder, and demonstration circuit using
More informationDEPARTMENT OF INFORMATION TECHNLOGY
DRONACHARYA GROUP OF INSTITUTIONS, GREATER NOIDA Affiliated to Mahamaya Technical University, Noida Approved by AICTE DEPARTMENT OF INFORMATION TECHNLOGY Lab Manual for Computer Organization Lab ECS-453
More informationSimplifying Logic Circuits with Karnaugh Maps
Simplifying Logic Circuits with Karnaugh Maps The circuit at the top right is the logic equivalent of the Boolean expression: f = abc + abc + abc Now, as we have seen, this expression can be simplified
More informationXilinx ISE. <Release Version: 10.1i> Tutorial. Department of Electrical and Computer Engineering State University of New York New Paltz
Xilinx ISE Tutorial Department of Electrical and Computer Engineering State University of New York New Paltz Fall 2010 Baback Izadi Starting the ISE Software Start ISE from the
More informationEXPERIMENT 4. Parallel Adders, Subtractors, and Complementors
EXPERIMENT 4. Parallel Adders, Subtractors, and Complementors I. Introduction I.a. Objectives In this experiment, parallel adders, subtractors and complementors will be designed and investigated. In the
More informationUnited States Naval Academy Electrical and Computer Engineering Department. EC262 Exam 1
United States Naval Academy Electrical and Computer Engineering Department EC262 Exam 29 September 2. Do a page check now. You should have pages (cover & questions). 2. Read all problems in their entirety.
More informationDigital Electronics Detailed Outline
Digital Electronics Detailed Outline Unit 1: Fundamentals of Analog and Digital Electronics (32 Total Days) Lesson 1.1: Foundations and the Board Game Counter (9 days) 1. Safety is an important concept
More informationLecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots
Lecture 12: More on Registers, Multiplexers, Decoders, Comparators and Wot- Nots Registers As you probably know (if you don t then you should consider changing your course), data processing is usually
More informationThe components. E3: Digital electronics. Goals:
E3: Digital electronics Goals: Basic understanding of logic circuits. Become familiar with the most common digital components and their use. Equipment: 1 st. LED bridge 1 st. 7-segment display. 2 st. IC
More informationCHAPTER 3 Boolean Algebra and Digital Logic
CHAPTER 3 Boolean Algebra and Digital Logic 3.1 Introduction 121 3.2 Boolean Algebra 122 3.2.1 Boolean Expressions 123 3.2.2 Boolean Identities 124 3.2.3 Simplification of Boolean Expressions 126 3.2.4
More informationUpon completion of unit 1.1, students will be able to
Upon completion of unit 1.1, students will be able to 1. Demonstrate safety of the individual, class, and overall environment of the classroom/laboratory, and understand that electricity, even at the nominal
More informationList of Experiment. 8. To study and verify the BCD to Seven Segments DECODER.(IC-7447).
G. H. RAISONI COLLEGE OF ENGINEERING, NAGPUR Department of Electronics & Communication Engineering Branch:-4 th Semester[Electronics] Subject: - Digital Circuits List of Experiment Sr. Name Of Experiment
More informationKarnaugh Maps (K-map) Alternate representation of a truth table
Karnaugh Maps (K-map) lternate representation of a truth table Red decimal = minterm value Note that is the MS for this minterm numbering djacent squares have distance = 1 Valuable tool for logic minimization
More informationDigital Logic Design. Basics Combinational Circuits Sequential Circuits. Pu-Jen Cheng
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals of Computer Organization and Design. Introduction
More informationRUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY
RUTGERS UNIVERSITY Department of Electrical and Computer Engineering 14:332:233 DIGITAL LOGIC DESIGN LABORATORY Fall 2012 Contents 1 LABORATORY No 1 3 11 Equipment 3 12 Protoboard 4 13 The Input-Control/Output-Display
More informationLet s put together a Manual Processor
Lecture 14 Let s put together a Manual Processor Hardware Lecture 14 Slide 1 The processor Inside every computer there is at least one processor which can take an instruction, some operands and produce
More informationDigital Fundamentals. Lab 8 Asynchronous Counter Applications
Richland College Engineering Technology Rev. 0 B. Donham Rev. 1 (7/2003). Horne Rev. 2 (1/2008). Bradbury Digital Fundamentals CETT 1425 Lab 8 Asynchronous Counter Applications Name: Date: Objectives:
More informationKarnaugh Maps. Circuit-wise, this leads to a minimal two-level implementation
Karnaugh Maps Applications of Boolean logic to circuit design The basic Boolean operations are AND, OR and NOT These operations can be combined to form complex expressions, which can also be directly translated
More informationCounters and Decoders
Physics 3330 Experiment #10 Fall 1999 Purpose Counters and Decoders In this experiment, you will design and construct a 4-bit ripple-through decade counter with a decimal read-out display. Such a counter
More information5 Combinatorial Components. 5.0 Full adder. Full subtractor
5 Combatorial Components Use for data transformation, manipulation, terconnection, and for control: arithmetic operations - addition, subtraction, multiplication and division. logic operations - AND, OR,
More informationCourse Requirements & Evaluation Methods
Course Title: Logic Circuits Course Prefix: ELEG Course No.: 3063 Sections: 01 & 02 Department of Electrical and Computer Engineering College of Engineering Instructor Name: Justin Foreman Office Location:
More informationCSEE 3827: Fundamentals of Computer Systems. Standard Forms and Simplification with Karnaugh Maps
CSEE 3827: Fundamentals of Computer Systems Standard Forms and Simplification with Karnaugh Maps Agenda (M&K 2.3-2.5) Standard Forms Product-of-Sums (PoS) Sum-of-Products (SoP) converting between Min-terms
More information1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1.
File: chap04, Chapter 04 1. True or False? A voltage level in the range 0 to 2 volts is interpreted as a binary 1. 2. True or False? A gate is a device that accepts a single input signal and produces one
More informationSistemas Digitais I LESI - 2º ano
Sistemas Digitais I LESI - 2º ano Lesson 6 - Combinational Design Practices Prof. João Miguel Fernandes (miguel@di.uminho.pt) Dept. Informática UNIVERSIDADE DO MINHO ESCOLA DE ENGENHARIA - PLDs (1) - The
More informationCombinational Logic Design
Chapter 4 Combinational Logic Design The foundations for the design of digital logic circuits were established in the preceding chapters. The elements of Boolean algebra (two-element switching algebra
More informationLab 1: Full Adder 0.0
Lab 1: Full Adder 0.0 Introduction In this lab you will design a simple digital circuit called a full adder. You will then use logic gates to draw a schematic for the circuit. Finally, you will verify
More informationGates, Circuits, and Boolean Algebra
Gates, Circuits, and Boolean Algebra Computers and Electricity A gate is a device that performs a basic operation on electrical signals Gates are combined into circuits to perform more complicated tasks
More informationCadence Verilog Tutorial Windows Vista with Cygwin X Emulation
Cadence Verilog Tutorial Windows Vista with Cygwin X Emulation This tutorial will serve as an introduction to the use of the Cadence Verilog simulation environment and as a design tool. The Cadence design
More informationSeven-Segment LED Displays
Seven-Segment LED Displays Nicholas Neumann 11/19/2010 Abstract Seven-segment displays are electronic display devices used as an easy way to display decimal numerals and an alterative to the more complex
More informationEE 261 Introduction to Logic Circuits. Module #2 Number Systems
EE 261 Introduction to Logic Circuits Module #2 Number Systems Topics A. Number System Formation B. Base Conversions C. Binary Arithmetic D. Signed Numbers E. Signed Arithmetic F. Binary Codes Textbook
More information3.Basic Gate Combinations
3.Basic Gate Combinations 3.1 TTL NAND Gate In logic circuits transistors play the role of switches. For those in the TTL gate the conducting state (on) occurs when the baseemmiter signal is high, and
More informationFORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. Lab 2. The Full-Adder
FORDHAM UNIVERSITY CISC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. Science Spring, 2011 Lab 2 The Full-Adder 1 Introduction In this lab, the student will construct
More informationTake-Home Exercise. z y x. Erik Jonsson School of Engineering and Computer Science. The University of Texas at Dallas
Take-Home Exercise Assume you want the counter below to count mod-6 backward. That is, it would count 0-5-4-3-2-1-0, etc. Assume it is reset on startup, and design the wiring to make the counter count
More information3-Digit Counter and Display
ECE 2B Winter 2007 Lab #7 7 3-Digit Counter and Display This final lab brings together much of what we have done in our lab experiments this quarter to construct a simple tachometer circuit for measuring
More informationOct: 50 8 = 6 (r = 2) 6 8 = 0 (r = 6) Writing the remainders in reverse order we get: (50) 10 = (62) 8
ECE Department Summer LECTURE #5: Number Systems EEL : Digital Logic and Computer Systems Based on lecture notes by Dr. Eric M. Schwartz Decimal Number System: -Our standard number system is base, also
More informationGates, Plexers, Decoders, Registers, Addition and Comparison
Introduction to Digital Logic Autumn 2008 Gates, Plexers, Decoders, Registers, Addition and Comparison karl.marklund@it.uu.se ...open up a command shell and type logisim and press enter to start Logisim.
More informationBOOLEAN ALGEBRA & LOGIC GATES
BOOLEAN ALGEBRA & LOGIC GATES Logic gates are electronic circuits that can be used to implement the most elementary logic expressions, also known as Boolean expressions. The logic gate is the most basic
More informationBasic Logic Gates Richard E. Haskell
BASIC LOGIC GATES 1 E Basic Logic Gates Richard E. Haskell All digital systems are made from a few basic digital circuits that we call logic gates. These circuits perform the basic logic functions that
More informationMentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model.
Mentor Tools tutorial Bold Browser Design Manager Design Architect Library Components Quicksim Creating and Compiling the VHDL Model. Introduction To Mentor Graphics Mentor Graphics BOLD browser allows
More informationThe string of digits 101101 in the binary number system represents the quantity
Data Representation Section 3.1 Data Types Registers contain either data or control information Control information is a bit or group of bits used to specify the sequence of command signals needed for
More informationCSE140: Components and Design Techniques for Digital Systems
CSE4: Components and Design Techniques for Digital Systems Tajana Simunic Rosing What we covered thus far: Number representations Logic gates Boolean algebra Introduction to CMOS HW#2 due, HW#3 assigned
More informationMentor Graphics Tutorial
February 22, 1999 Mentor Graphics Tutorial ECE/Comp. Sci. 352 Digital System Fundamentals Charles R. Kime Department of Electrical and Computer Engineering University of Wisconsin Madison Version 299.0
More informationChapter 1: Digital Systems and Binary Numbers
Chapter 1: Digital Systems and Binary Numbers Digital age and information age Digital computers general purposes many scientific, industrial and commercial applications Digital systems telephone switching
More informationInterfacing To Alphanumeric Displays
Interfacing To Alphanumeric Displays To give directions or data values to users, many microprocessor-controlled instruments and machines need to display letters of the alphabet and numbers. In systems
More informationA Digital Timer Implementation using 7 Segment Displays
A Digital Timer Implementation using 7 Segment Displays Group Members: Tiffany Sham u2548168 Michael Couchman u4111670 Simon Oseineks u2566139 Caitlyn Young u4233209 Subject: ENGN3227 - Analogue Electronics
More informationDC mesh current analysis
DC mesh current analysis This worksheet and all related files are licensed under the Creative Commons Attribution License, version 1.0. To view a copy of this license, visit http://creativecommons.org/licenses/by/1.0/,
More information(1) /30 (2) /30 (3) /40 TOTAL /100
Your Name: SI Number: UNIVERSITY OF CALIFORNIA AT BERKELEY BERKELEY AVIS IRVINE LOS ANGELES RIVERSIE SAN IEGO SAN FRANCISCO epartment of Electrical Engineering and Computer Sciences SANTA BARBARA SANTA
More informationSystems I: Computer Organization and Architecture
Systems I: Computer Organization and Architecture Lecture 9 - Register Transfer and Microoperations Microoperations Digital systems are modular in nature, with modules containing registers, decoders, arithmetic
More informationLab 1: Study of Gates & Flip-flops
1.1 Aim Lab 1: Study of Gates & Flip-flops To familiarize with circuit implementations using ICs and test the behavior of different logic gates and Flip-flops. 1.2 Hardware Requirement a. Equipments -
More informationBinary full adder. 2-bit ripple-carry adder. CSE 370 Spring 2006 Introduction to Digital Design Lecture 12: Adders
SE 370 Spring 2006 Introduction to Digital Design Lecture 12: dders Last Lecture Ls and Ls Today dders inary full 1-bit full omputes sum, carry-out arry-in allows cascaded s = xor xor = + + 32 ND2 11 ND2
More informationNEW adder cells are useful for designing larger circuits despite increase in transistor count by four per cell.
CHAPTER 4 THE ADDER The adder is one of the most critical components of a processor, as it is used in the Arithmetic Logic Unit (ALU), in the floating-point unit and for address generation in case of cache
More informationCSE140: Midterm 1 Solution and Rubric
CSE140: Midterm 1 Solution and Rubric April 23, 2014 1 Short Answers 1.1 True or (6pts) 1. A maxterm must include all input variables (1pt) True 2. A canonical product of sums is a product of minterms
More informationBinary Representation. Number Systems. Base 10, Base 2, Base 16. Positional Notation. Conversion of Any Base to Decimal.
Binary Representation The basis of all digital data is binary representation. Binary - means two 1, 0 True, False Hot, Cold On, Off We must be able to handle more than just values for real world problems
More informationDigital Systems Laboratory
Eskişehir Osmangazi University Digital Systems Laboratory Rev 3.01 February 2011 LIST OF EXPERIMENTS 1. BINARY AND DECIMAL NUMBERS 2. DIGITAL LOGIC GATES 3. INTRODUCTION TO LOGICWORKS 4. BOOLEAN ALGEBRA
More informationDesign and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course
Session ENG 206-6 Design and Development of Virtual Instrument (VI) Modules for an Introductory Digital Logic Course Nikunja Swain, Ph.D., PE South Carolina State University swain@scsu.edu Raghu Korrapati,
More information2.0 Chapter Overview. 2.1 Boolean Algebra
Thi d t t d ith F M k 4 0 2 Boolean Algebra Chapter Two Logic circuits are the basis for modern digital computer systems. To appreciate how computer systems operate you will need to understand digital
More informationDigital Electronics Part I Combinational and Sequential Logic. Dr. I. J. Wassell
Digital Electronics Part I Combinational and Sequential Logic Dr. I. J. Wassell Introduction Aims To familiarise students with Combinational logic circuits Sequential logic circuits How digital logic gates
More informationFlip-Flops, Registers, Counters, and a Simple Processor
June 8, 22 5:56 vra235_ch7 Sheet number Page number 349 black chapter 7 Flip-Flops, Registers, Counters, and a Simple Processor 7. Ng f3, h7 h6 349 June 8, 22 5:56 vra235_ch7 Sheet number 2 Page number
More informationCombinational circuits
Combinational circuits Combinational circuits are stateless The outputs are functions only of the inputs Inputs Combinational circuit Outputs 3 Thursday, September 2, 3 Enabler Circuit (High-level view)
More informationFORDHAM UNIVERSITY CISC 3593. Dept. of Computer and Info. Science Spring, 2011. The Binary Adder
FORDHAM UNIVERITY CIC 3593 Fordham College Lincoln Center Computer Organization Dept. of Computer and Info. cience pring, 2011 1 Introduction The Binar Adder The binar adder circuit is an important building
More informationplc numbers - 13.1 Encoded values; BCD and ASCII Error detection; parity, gray code and checksums
plc numbers - 3. Topics: Number bases; binary, octal, decimal, hexadecimal Binary calculations; s compliments, addition, subtraction and Boolean operations Encoded values; BCD and ASCII Error detection;
More information2011, The McGraw-Hill Companies, Inc. Chapter 3
Chapter 3 3.1 Decimal System The radix or base of a number system determines the total number of different symbols or digits used by that system. The decimal system has a base of 10 with the digits 0 through
More informationVENDING MACHINE. ECE261 Project Proposal Presentaion. Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan
VENDING MACHINE ECE261 Project Proposal Presentaion Members: ZHANG,Yulin CHEN, Zhe ZHANG,Yanni ZHANG,Yayuan Abstract This project will design and implement a coin operated vending machine controller The
More informationEXPERIMENT 8. Flip-Flops and Sequential Circuits
EXPERIMENT 8. Flip-Flops and Sequential Circuits I. Introduction I.a. Objectives The objective of this experiment is to become familiar with the basic operational principles of flip-flops and counters.
More informationPhiladelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008.
Philadelphia University Faculty of Information Technology Department of Computer Science ----- Semester, 2007/2008 Course Syllabus Course Title: Computer Logic Design Course Level: 1 Lecture Time: Course
More informationHexadecimal and Numeric Indicators. Technical Data 5082-7300 5082-7302 5082-7304 5082-7340
H Hexadecimal and Numeric Indicators Technical Data 5082-7300 5082-7302 5082-7304 5082-7340 Features Numeric 5082-7300/-7302 0-9, Test State, Minus Sign, Blank States Decimal Point 7300 Right Hand D.P.
More information1Meg. 11.A. Resistive Circuit Nodal Analysis
11. Creating and Using Netlists PART 11 Creating and Using Netlists For this entire text, we have created circuits schematically and then run simulations. Behind the scenes, Capture generates a netlist
More informationBINARY CODED DECIMAL: B.C.D.
BINARY CODED DECIMAL: B.C.D. ANOTHER METHOD TO REPRESENT DECIMAL NUMBERS USEFUL BECAUSE MANY DIGITAL DEVICES PROCESS + DISPLAY NUMBERS IN TENS IN BCD EACH NUMBER IS DEFINED BY A BINARY CODE OF 4 BITS.
More informationECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path
ECE410 Design Project Spring 2008 Design and Characterization of a CMOS 8-bit Microprocessor Data Path Project Summary This project involves the schematic and layout design of an 8-bit microprocessor data
More informationCOMBINATIONAL and SEQUENTIAL LOGIC CIRCUITS Hardware implementation and software design
PH-315 COMINATIONAL and SEUENTIAL LOGIC CIRCUITS Hardware implementation and software design A La Rosa I PURPOSE: To familiarize with combinational and sequential logic circuits Combinational circuits
More informationChapter 4 Register Transfer and Microoperations. Section 4.1 Register Transfer Language
Chapter 4 Register Transfer and Microoperations Section 4.1 Register Transfer Language Digital systems are composed of modules that are constructed from digital components, such as registers, decoders,
More informationANALOG & DIGITAL ELECTRONICS
ANALOG & DIGITAL ELECTRONICS Course Instructor: Course No: PH-218 3-1-0-8 Dr. A.P. Vajpeyi E-mail: apvajpeyi@iitg.ernet.in Room No: #305 Department of Physics, Indian Institute of Technology Guwahati,
More informationLecture 8: Synchronous Digital Systems
Lecture 8: Synchronous Digital Systems The distinguishing feature of a synchronous digital system is that the circuit only changes in response to a system clock. For example, consider the edge triggered
More informationMultiplexers Two Types + Verilog
Multiplexers Two Types + Verilog ENEE 245: Digital Circuits and ystems Laboratory Lab 7 Objectives The objectives of this laboratory are the following: To become familiar with continuous ments and procedural
More informationEE360: Digital Design I Course Syllabus
: Course Syllabus Dr. Mohammad H. Awedh Fall 2008 Course Description This course introduces students to the basic concepts of digital systems, including analysis and design. Both combinational and sequential
More information6 3 4 9 = 6 10 + 3 10 + 4 10 + 9 10
Lesson The Binary Number System. Why Binary? The number system that you are familiar with, that you use every day, is the decimal number system, also commonly referred to as the base- system. When you
More informationLab 1: Introduction to PSpice
Lab 1: Introduction to PSpice Objectives A primary purpose of this lab is for you to become familiar with the use of PSpice and to learn to use it to assist you in the analysis of circuits. The software
More informationBasic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati
Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati Module: 2 Bipolar Junction Transistors Lecture-2 Transistor
More informationThe 104 Duke_ACC Machine
The 104 Duke_ACC Machine The goal of the next two lessons is to design and simulate a simple accumulator-based processor. The specifications for this processor and some of the QuartusII design components
More informationLAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters
LAB #4 Sequential Logic, Latches, Flip-Flops, Shift Registers, and Counters LAB OBJECTIVES 1. Introduction to latches and the D type flip-flop 2. Use of actual flip-flops to help you understand sequential
More informationMIDECO 64-outputs MIDI note decoder USER MANUAL. Roman Sowa 2012
MIDECO 64-outputs MIDI note decoder USER MANUAL Roman Sowa 2012 www.midi-hardware.com 1.Overview Thank you for choosing MIDECO as your new MIDI-to-digital converter. This short manual will guide you through
More informationLab 11 Digital Dice. Figure 11.0. Digital Dice Circuit on NI ELVIS II Workstation
Lab 11 Digital Dice Figure 11.0. Digital Dice Circuit on NI ELVIS II Workstation From the beginning of time, dice have been used for games of chance. Cubic dice similar to modern dice date back to before
More informationTwo-level logic using NAND gates
CSE140: Components and Design Techniques for Digital Systems Two and Multilevel logic implementation Tajana Simunic Rosing 1 Two-level logic using NND gates Replace minterm ND gates with NND gates Place
More informationINTEGRATED CIRCUITS. For a complete data sheet, please also download:
INTEGRATED CIRCUITS DATA SHEET For a complete data sheet, please also download: The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications The IC06 74HC/HCT/HCU/HCMOS Logic Package Information The IC06 74HC/HCT/HCU/HCMOS
More informationLecture 5: Gate Logic Logic Optimization
Lecture 5: Gate Logic Logic Optimization MAH, AEN EE271 Lecture 5 1 Overview Reading McCluskey, Logic Design Principles- or any text in boolean algebra Introduction We could design at the level of irsim
More informationGates & Boolean Algebra. Boolean Operators. Combinational Logic. Introduction
Introduction Gates & Boolean lgebra Boolean algebra: named after mathematician George Boole (85 864). 2-valued algebra. digital circuit can have one of 2 values. Signal between and volt =, between 4 and
More informationGray Code Generator and Decoder by Carsten Kristiansen Napier University. November 2004
Gray Code Generator and Decoder by Carsten Kristiansen Napier University November 2004 Title page Author: Carsten Kristiansen. Napier No: 04007712. Assignment title: Design of a Gray Code Generator and
More information6.004 Computation Structures Spring 2009
MIT OpenCourseWare http://ocw.mit.edu 6.004 Computation Structures Spring 2009 For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms. M A S S A C H U S E T T
More informationDigital Design. Assoc. Prof. Dr. Berna Örs Yalçın
Digital Design Assoc. Prof. Dr. Berna Örs Yalçın Istanbul Technical University Faculty of Electrical and Electronics Engineering Office Number: 2318 E-mail: siddika.ors@itu.edu.tr Grading 1st Midterm -
More informationUNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering. EEC180B Lab 7: MISP Processor Design Spring 1995
UNIVERSITY OF CALIFORNIA, DAVIS Department of Electrical and Computer Engineering EEC180B Lab 7: MISP Processor Design Spring 1995 Objective: In this lab, you will complete the design of the MISP processor,
More informationOnline Development of Digital Logic Design Course
Online Development of Digital Logic Design Course M. Mohandes, M. Dawoud, S. Al Amoudi, A. Abul Hussain Electrical Engineering Department & Deanship of Academic Development King Fahd University of Petroleum
More informationCSE 141L Computer Architecture Lab Fall 2003. Lecture 2
CSE 141L Computer Architecture Lab Fall 2003 Lecture 2 Pramod V. Argade CSE141L: Computer Architecture Lab Instructor: TA: Readers: Pramod V. Argade (p2argade@cs.ucsd.edu) Office Hour: Tue./Thu. 9:30-10:30
More information