PSG COLLEGE OF TECHNOLOGY: COIMBATORE DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG. VLSI Design Centre

Size: px
Start display at page:

Download "PSG COLLEGE OF TECHNOLOGY: COIMBATORE DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG. VLSI Design Centre"

Transcription

1 PSG COLLEGE OF TECHNOLOGY: COIMBATORE DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGG. VLSI Design Centre Special Manpower Development Programme Ministry of Communications & IT, Government of India has promoted the Special Manpower Development Programme for VLSI Design and Related software with an objective of developing the VLSI activities through the establishment of VLSI Centres and giving training to under graduate, post graduate (MS / M Tech) and Doctoral (Phd) levels in VLSI related fields. SMDP-I was initiated in the year 2000, involving nineteen institutions categorized into 7 resource centers (RC s) and 12 Participating Institutes (PI s) PSG College of Technology one among the Participating Institutes. After completion of this Project, the second phase of the Program (SMDP-II) ( ) was started in 2005 with additional support of advanced CAD software tools for VLSI Design Centre. In addition to manpower development, in house chip was designed along with IISc Bangalore. The chip was fabricated at 180nm technology with three design modules. The SMDP - II project was extended till 2014.

2 In 2015 Department of Electronics and Information Technology has initiated Special Manpower Development Programme for Chips to system Design ( ). PSG College of Technology is one among the 60 institutions in india, sanctioned with the total project outlay of 1.69 crores,the Project has following broad objectives, a) Bring in a culture of system on Chip/System designing by developing working prototypes with societal applications using mostly in-house designed ASICs/ICs. b) Capacity building in the area of VLSI/Microelectronics and Chip to System development i.e to train Special manpower in the area of VLSI Design and chips to Systems at BE/B.Tech,ME/M.Tech and PhD level. c) Broaden the base of ASIC/IC designing in the country. d) Broaden the R&D base of Microelectronics /Chip to system through Network PhD program, received grant of support under Visvesvaraya PHD scheme. e) Promote Knowledge Exchange Program. f) Promote protection of Intellectual Property generated under the program. Chip Fabricated In the year 2008, under India chip programme an integrated circuit is fabricated jointly with Indian Institute of science, Bangalore. Colloboration The centre has collaboration with Indian Institute of Science Bangalore, Semiconductor research work Laboratory Department of Space, Government of India and Madia Lab Asia,Govt of India. List of Hardware ALtera DE2 115 Cyclone Board Xilinix Zyng 7000 sereis FPGA Altium Nano board 3000 series 2 Nos 2 Nos 2 Nos

3 Virtex-II Pro Cypress Programmble SoC 5 Nos 5 Nos List of Software Cadence Synopsys tool TCAD ORCAD Mentor Graphics Xilinix ISE Licenses 5 Licenses 5 Licenses 10 Licenses 50 Licenses 25 Licenses Events Organised International Symposium Organized Sl.NO Title of the Symposium Date th International Symposium on VLSI Design and Test (VDAT- 2014) July 16-18,2014 International Conference Organized Sl.NO 1. Title of the Conference International Conference on Advances in Information, Communication Technology and VLSI Design Date August 6-7, 2010 International Workshop Organized Sl.NO Title of the Workshop Date 1. International Guest Faculty Workshop on VLSI Interconnects and Signal Integrity December, 12-13,2011

4 National Conferences Organized Sl.NO Title of the National Conferences Date National Conference on Electronic Chip to System Design and Next Generation Communication Technologies AICTE Sponsored National Conference on Research Challenges in Wireless Communication Systems and VLSI Design TEQIP - II Sponsored National Conference on Communication Systems and VLSI Design National Conference on VLSI, Communication, Wireless Technologies Second National Conference on Research Challenges in Communication Systems and VLSI Design(NCRCV National Conference on Research Challenges in Communication Systems and VLSI Design(NCRCV) April 29-30,2015 March 14-15,2014 January 30 th, 2014 May 6-7,2014 April 28-29,2012 April 28 th, Second National Conference on Emerging Trends in VLSI Design and Testing (NCVDAT) March 3-4, National Conference on Emerging Trends in VLSI Design and Testing (NCVDAT) February 21-22,2003 Ceep/Workshop Conducted Sl.NO Programme of the Title Date 1 CoreEl Digilent Workshop Two days workshop on "Analog IC Design Flow" & Two Day Workshop on Reconfigurable

5 4 5 Architectures for Biomedical Signal and Image Processing One day workshop on Universal Verification Methodology (UVM) TEQIP II Sponsored One credit course on Scripting Languages 6 Two days workshop on Digital Design with Verilog & n Three days training programme on Mentor Graphics EDA tools for ASIC design flow Two days workshop on Cadence Design Tools FPGA based system design Scripting Languages (One credit course) One credit course on Scripting Languages , , Design of Analog Integrated circuit using Cadence. 26th & 27th Nov RTL to GDSII Concept to silicon an Industrial Perspective Two day workshop on Signal and Image processing applications using Xilinx Tools 25th Oct th & 10th Oct Digital system Design using cadence Tools. four days week end course on 12th 13th Dec th 20th Dec ASIC Design Using verilog and FPGAs. 20th - 31st July VLSI Design 18 VHDL and Verilog HDL 13th 19th Mar 06 20th 26th Mar 06 04th-05th Feb 06, 11th-12thFeb06, 18th-19th Feb 06 25th-26th Feb VLSI Design and VHDL August&September VLSI Design and VHDL July August 2001 FDP Conducted Sl.No Title of the FDP Program Date 1 AICTE sponsored Faculty development Programme on Verification and Testing of VLSI Circuits 2 TEQIP II Sponsored Faculty Development Programme on VLSI architectures for signal processing

6 Seminar Conducted Sl.No Title of the Seminar Program Date 1 Awareness Program on IEEE blender learning program in VLSI 2 Technical seminar on Signal Integrity EMI/EMC&Reliability 3. Didactic Seminar on OrCAD PSPICE & OrCAD PCB For More Details Visit

Digital Systems Design! Lecture 1 - Introduction!!

Digital Systems Design! Lecture 1 - Introduction!! ECE 3401! Digital Systems Design! Lecture 1 - Introduction!! Course Basics Classes: Tu/Th 11-12:15, ITE 127 Instructor Mohammad Tehranipoor Office hours: T 1-2pm, or upon appointments @ ITE 441 Email:

More information

VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology

VON BRAUN LABS. Issue #1 WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS VON BRAUN LABS. State Machine Technology VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS WWW.VONBRAUNLABS.COM Issue #1 VON BRAUN LABS WE PROVIDE COMPLETE SOLUTIONS ULTRA LOW POWER STATE MACHINE SOLUTIONS State Machine Technology IoT Solutions Learn

More information

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop

State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop Photos placed in horizontal position with even amount of white space between photos and header State-of-Art (SoA) System-on-Chip (SoC) Design HPC SoC Workshop Michael Holmes Manager, Mixed Signal ASIC/SoC

More information

VLSI Education Improvement Programs for Technological and Vocational Colleges in Taiwan Opportunities and Challenges

VLSI Education Improvement Programs for Technological and Vocational Colleges in Taiwan Opportunities and Challenges VLSI Education Improvement Programs for Technological and Vocational Colleges in Taiwan Opportunities and Challenges Author: Yin-Tsung Hwang, National Yunlin University of Science & Technology, Yunlin

More information

MAJORS: Computer Engineering, Computer Science, Electrical Engineering

MAJORS: Computer Engineering, Computer Science, Electrical Engineering Qualcomm MAJORS: Computer Engineering, Computer Science, Electrical Engineering TITLE: Intern - Software Engineer - Summer 2012 JOB DESCRIPTION: G1889814 Job Title Intern - Software Engineer - Summer 2012

More information

World-wide University Program

World-wide University Program 1 World-wide University Program Preparing Today s Students for Tomorrow s Technology Joe Bungo Manager Americas/Europe R&D Division 2 CONFIDENTIAL ARM Ltd ARM founded in November 1990 Advanced RISC Machines

More information

SoC Curricula at Tallinn Technical University

SoC Curricula at Tallinn Technical University SoC Curricula at Tallinn Technical University Margus Kruus, Kalle Tammemäe, Peeter Ellervee Tallinn Technical University Phone: +372-6202250, Fax: +372-6202246 kruus@cc.ttu.ee nalle@cc.ttu.ee lrv@cc.ttu.ee

More information

Product Development Flow Including Model- Based Design and System-Level Functional Verification

Product Development Flow Including Model- Based Design and System-Level Functional Verification Product Development Flow Including Model- Based Design and System-Level Functional Verification 2006 The MathWorks, Inc. Ascension Vizinho-Coutry, avizinho@mathworks.fr Agenda Introduction to Model-Based-Design

More information

3.2.5.2 Degree Requirements

3.2.5.2 Degree Requirements 3.2.5.2 Degree Requirements Students in the BEng (Electrical Engineering) programme are required to complete a minimum of 160 MCs with a CAP 2.0 to graduate. In the first stage of the programme, students

More information

FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL

FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL FPGA Implementation of an Advanced Traffic Light Controller using Verilog HDL B. Dilip, Y. Alekhya, P. Divya Bharathi Abstract Traffic lights are the signaling devices used to manage traffic on multi-way

More information

Digital Systems. Role of the Digital Engineer

Digital Systems. Role of the Digital Engineer Digital Systems Role of the Digital Engineer Digital Design Engineers attempt to clearly define the problem(s) Possibly, break the problem into many smaller problems Engineers then develop a strategy for

More information

http://www.ece.ucy.ac.cy/labs/easoc/people/kyrkou/index.html BSc in Computer Engineering, University of Cyprus

http://www.ece.ucy.ac.cy/labs/easoc/people/kyrkou/index.html BSc in Computer Engineering, University of Cyprus Christos Kyrkou, PhD KIOS Research Center for Intelligent Systems and Networks, Department of Electrical and Computer Engineering, University of Cyprus, Tel:(+357)99569478, email: ckyrkou@gmail.com Education

More information

Systems on Chip Design

Systems on Chip Design Systems on Chip Design College: Engineering Department: Electrical First: Course Definition, a Summary: 1 Course Code: EE 19 Units: 3 credit hrs 3 Level: 3 rd 4 Prerequisite: Basic knowledge of microprocessor/microcontroller

More information

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design

Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Curriculum for a Master s Degree in ECE with focus on Mixed Signal SOC Design Department of Electrical and Computer Engineering Overview The VLSI Design program is part of two tracks in the department:

More information

MSME TOOL ROOM, HYDERABAD CENTRAL INSTITUTE OF TOOL DESIGN

MSME TOOL ROOM, HYDERABAD CENTRAL INSTITUTE OF TOOL DESIGN MSME TOOL ROOM, HYDERABAD CENTRAL INSTITUTE OF TOOL DESIGN (An ISO 9001:2008, ISO 29990; 2010, ISO 14001:2004 & ISO 50001:2011 Certified Institution) VES COURSES 2015-20162016 10 Months Full Time Courses

More information

Fraunhofer Institute for Telecommunications

Fraunhofer Institute for Telecommunications Fraunhofer Institute for Telecommunications Heinrich-Hertz-Institut SCUBE-ICT Emerging Berlin opportunities under FP7-ICT Call 5 Minsk, 25.-26.06.2009 Einsteinufer 37 10587 Berlin Germany Phone: Fax: email:

More information

9/14/2011 14.9.2011 8:38

9/14/2011 14.9.2011 8:38 Algorithms and Implementation Platforms for Wireless Communications TLT-9706/ TKT-9636 (Seminar Course) BASICS OF FIELD PROGRAMMABLE GATE ARRAYS Waqar Hussain firstname.lastname@tut.fi Department of Computer

More information

NIOS II Based Embedded Web Server Development for Networking Applications

NIOS II Based Embedded Web Server Development for Networking Applications NIOS II Based Embedded Web Server Development for Networking Applications 1 Sheetal Bhoyar, 2 Dr. D. V. Padole 1 Research Scholar, G. H. Raisoni College of Engineering, Nagpur, India 2 Professor, G. H.

More information

ESE 50 ISE 10 ESE - 50 20 - - 4 2 ISE -

ESE 50 ISE 10 ESE - 50 20 - - 4 2 ISE - Second Year B.Tech. Program in Electronics Semester I 1MA 203 201 202 203 204 252 253 Applied Mathematics III Circuits Theory L T P Credits Scheme Theory Marks Practical Marks -- Data Structures and Algorithms

More information

NATIONAL SUN YAT-SEN UNIVERSITY

NATIONAL SUN YAT-SEN UNIVERSITY NATIONAL SUN YAT-SEN UNIVERSITY Department of Electrical Engineering (Master s Degree, Doctoral Program Course, International Master's Program in Electric Power Engineering) Course Structure Course Structures

More information

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices

Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices Wisam Kadry IBM Research, Haifa 7 June 2012 Workshop on Post-silicon Debug: Technologies, Methodologies, and Best Practices DAC 2012, Post-silicon Debug Workshop Thanks to Mr. Amir Nahir IBM Research Haifa,

More information

Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez

Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez Introduction Graduate Option in Electronics Department of Electrical and Computer Engineering University of Puerto Rico at Mayagüez This document defines the Electronics Option in the Electrical Engineering

More information

Table 1 Mixed-Signal Test course major topics. Mixed-signal Test and Measurement Concepts ENCT 351 What are Mixed-signal circuits

Table 1 Mixed-Signal Test course major topics. Mixed-signal Test and Measurement Concepts ENCT 351 What are Mixed-signal circuits Mixed-Signal Test Emphasis in Engineering Technology Rainer J. Fink, Jay Porter, Yong-Kyu Jung, B. Ben Zoghi Department of Engineering Technology and Industrial Distribution Texas A&M University College

More information

Microprocessor and Hardware Laboratory (MHL)

Microprocessor and Hardware Laboratory (MHL) Microprocessor and Hardware Laboratory (MHL) Διονύσης Πνευματικάτος Καθηγητής, Διευθυντής MHL Τμήμα Ηλεκτρονικών Μηχανικών και Μηχανικών Υπολογιστών ΠΟΛΥΤΕΧΝΕΙΟ ΚΡΗΤΗΣ Mission High Quality Research: Basic

More information

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 2922 ISSN 2229-5518

International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 2922 ISSN 2229-5518 International Journal of Scientific & Engineering Research, Volume 4, Issue 6, June-2013 2922 Design and Verification of a Software Defined radio platform using Modelsim and Altera FPGA. Barun Sharma,P.Nagaraju,Krishnamurthy

More information

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR

SECOND YEAR. Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300) 3 TOTAL 3 TOTAL 6. MASTER OF ENGINEERING IN ELECTRICAL ENGINEERING (MEng EE) FIRST YEAR MASTER OF SCIENCE IN ELECTRICAL ENGINEERING (MS EE) FIRST YEAR Elective 3 Elective 3 Elective 3 Seminar Course (EE 296) 1 TOTAL 12 TOTAL 10 SECOND YEAR Major Subject 3 Thesis (EE 300) 3 Thesis (EE 300)

More information

which is responsible for CAD tools, libraries, technology data; customer support is shared with local CAD groups

which is responsible for CAD tools, libraries, technology data; customer support is shared with local CAD groups ASCIA - A Multi-Vendor IC Design System Dr. Thomas Harriehausen CAD SYS Tel.: (89) 4144-4762 Internet email: harrie@hl.siemens.de Dr. Harriehausen, Siemens Halbleiter Objectives of this Presentation Present

More information

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview

EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview EEM870 Embedded System and Experiment Lecture 1: SoC Design Overview Wen-Yen Lin, Ph.D. Department of Electrical Engineering Chang Gung University Email: wylin@mail.cgu.edu.tw Feb. 2013 Course Overview

More information

Zukang Shen Home Address: Work: 214-480-3198 707 Kindred Lane Cell: 512-619-7927

Zukang Shen Home Address: Work: 214-480-3198 707 Kindred Lane Cell: 512-619-7927 Zukang Shen Home Address: Work: 214-480-3198 707 Kindred Lane Cell: 512-619-7927 Richardson, TX 75080 Email: zukang.shen@ti.com Education: The University of Texas, Austin, TX, USA Jun. 2003 May 2006 Ph.D.,

More information

COCHIN UNIVERSITY OF SCIENCE AND TECHNOLOGY

COCHIN UNIVERSITY OF SCIENCE AND TECHNOLOGY COCHIN UNIVERSITY OF SCIENCE AND TECHNOLOGY Name: Department : Contact Details Address for communication Email Phone Intercom Dr. SHAHANA T.K. School of Engineering Associate Professor Division of Electronics

More information

Efficient Teaching of Digital Design with Automated Assessment and Feedback

Efficient Teaching of Digital Design with Automated Assessment and Feedback Efficient Teaching of Digital Design with Automated Assessment and Feedback 1 Paul W. Nutter, Member, IEEE, 2 Vasilis F. Pavlidis, Member, IEEE, and 2 Jeffrey Pepper 1 Nano Engineering and Storage Technology

More information

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip

Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Design and Implementation of an On-Chip timing based Permutation Network for Multiprocessor system on Chip Ms Lavanya Thunuguntla 1, Saritha Sapa 2 1 Associate Professor, Department of ECE, HITAM, Telangana

More information

Silicon Valley University Doctor of Computer Engineering (DCE) Program Outline and Study Plan

Silicon Valley University Doctor of Computer Engineering (DCE) Program Outline and Study Plan Silicon Valley University Doctor of Computer Engineering (DCE) Program Outline and Study Plan DCE Program Outline DCE Curriculum: Minimum 108 semester credit hours of graduate study: (a). 96 credit hours

More information

Master Specialization in Digital Design: Design and Programming of Embedded Systems

Master Specialization in Digital Design: Design and Programming of Embedded Systems Master Specialization in Digital Design: Design and Programming of Embedded Systems Jan Schmidt, Ph.D. Department of Digital Design Faculty of Information Technology Czech Technical University in Prague

More information

A Mixed-Signal System-on-Chip Audio Decoder Design for Education

A Mixed-Signal System-on-Chip Audio Decoder Design for Education A Mixed-Signal System-on-Chip Audio Decoder Design for Education R. Koenig, A. Thomas, M. Kuehnle, J. Becker, E.Crocoll, M. Siegel @itiv.uni-karlsruhe.de @ims.uni-karlsruhe.de

More information

FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University

FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University FACULTY OF POSTGRADUATESTUDIES Master of Science in Computer Engineering The Future University 2 Table of Contents: Page I. Introduction 1 II. Philosophy of the Program 2 III. Aims of the Program 2 IV.

More information

7a. System-on-chip design and prototyping platforms

7a. System-on-chip design and prototyping platforms 7a. System-on-chip design and prototyping platforms Labros Bisdounis, Ph.D. Department of Computer and Communication Engineering 1 What is System-on-Chip (SoC)? System-on-chip is an integrated circuit

More information

How To Understand And Understand The Science Of Engineering In India

How To Understand And Understand The Science Of Engineering In India RESUME Dr. Shabana Mehfuz Associate Professor Address for correspondence Office Address Nationality Dr Shabana Mehfuz, A- 536, Sector-19, NOIDA, U.P. India, Ph No 09818413081 E-mail-mehfuz_shabana@yahoo.com.

More information

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur

Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur Echtzeittesten mit MathWorks leicht gemacht Simulink Real-Time Tobias Kuschmider Applikationsingenieur 2015 The MathWorks, Inc. 1 Model-Based Design Continuous Verification and Validation Requirements

More information

Codesign: The World Of Practice

Codesign: The World Of Practice Codesign: The World Of Practice D. Sreenivasa Rao Senior Manager, System Level Integration Group Analog Devices Inc. May 2007 Analog Devices Inc. ADI is focused on high-end signal processing chips and

More information

Complete ASIC & COT Solutions 1986-2008

Complete ASIC & COT Solutions 1986-2008 Complete ASIC & COT Solutions 1986-2008 www.avnet-asic.com Nadav Ben-Ezer Managing Director 1 March 5th, 2008 Core Business ASIC/SoC Design and Implementation RTL Design Sub-system IP Integration RTL to

More information

Electronic system-level development: Finding the right mix of solutions for the right mix of engineers.

Electronic system-level development: Finding the right mix of solutions for the right mix of engineers. Electronic system-level development: Finding the right mix of solutions for the right mix of engineers. Nowadays, System Engineers are placed in the centre of two antagonist flows: microelectronic systems

More information

The Emerging Trends in Electrical and Computer Engineering

The Emerging Trends in Electrical and Computer Engineering 18-200 Fall 2006 The Emerging Trends in Electrical and Computer Engineering Hosting instructor: Prof. Jimmy Zhu; Time: Thursdays 3:30-4:20pm; Location: DH 2210 Date Lecturer Lecture Contents L01 08/31

More information

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students

Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Session: 2220 Technical Aspects of Creating and Assessing a Learning Environment in Digital Electronics for High School Students Adam S. El-Mansouri, Herbert L. Hess, Kevin M. Buck, Timothy Ewers Microelectronics

More information

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001

Agenda. Michele Taliercio, Il circuito Integrato, Novembre 2001 Agenda Introduzione Il mercato Dal circuito integrato al System on a Chip (SoC) La progettazione di un SoC La tecnologia Una fabbrica di circuiti integrati 28 How to handle complexity G The engineering

More information

Analysis One Code Desc. Transaction Amount. Fiscal Period

Analysis One Code Desc. Transaction Amount. Fiscal Period Analysis One Code Desc Transaction Amount Fiscal Period 57.63 Oct-12 12.13 Oct-12-38.90 Oct-12-773.00 Oct-12-800.00 Oct-12-187.00 Oct-12-82.00 Oct-12-82.00 Oct-12-110.00 Oct-12-1115.25 Oct-12-71.00 Oct-12-41.00

More information

3 Year M.Tech Programme

3 Year M.Tech Programme Information Brochure 2015-2016 3 Year M.Tech Programme Electronics and Communication Engineering INDIAN SCHOOL OF MINES DHANBAD 826004 Jharkhand, India About ISM The Indian School of Mines, Dhanbad is

More information

Introduction to Digital System Design

Introduction to Digital System Design Introduction to Digital System Design Chapter 1 1 Outline 1. Why Digital? 2. Device Technologies 3. System Representation 4. Abstraction 5. Development Tasks 6. Development Flow Chapter 1 2 1. Why Digital

More information

Custom design services

Custom design services Custom design services Your partner for electronic design services and solutions Barco Silex, Barco s center of competence for micro-electronic design, has established a solid reputation in the development

More information

Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1

Quartus II Software Design Series : Foundation. Digitale Signalverarbeitung mit FPGA. Digitale Signalverarbeitung mit FPGA (DSF) Quartus II 1 (DSF) Quartus II Stand: Mai 2007 Jens Onno Krah Cologne University of Applied Sciences www.fh-koeln.de jens_onno.krah@fh-koeln.de Quartus II 1 Quartus II Software Design Series : Foundation 2007 Altera

More information

Floating Point Fused Add-Subtract and Fused Dot-Product Units

Floating Point Fused Add-Subtract and Fused Dot-Product Units Floating Point Fused Add-Subtract and Fused Dot-Product Units S. Kishor [1], S. P. Prakash [2] PG Scholar (VLSI DESIGN), Department of ECE Bannari Amman Institute of Technology, Sathyamangalam, Tamil Nadu,

More information

Secured Embedded Many-Core Accelerator for Big Data Processing

Secured Embedded Many-Core Accelerator for Big Data Processing Secured Embedded Many- Accelerator for Big Data Processing Amey Kulkarni PhD Candidate Advisor: Professor Tinoosh Mohsenin Energy Efficient High Performance Computing (EEHPC) Lab University of Maryland,

More information

universities and industries on common platform with the PRC, in research, education and long-term projects.

universities and industries on common platform with the PRC, in research, education and long-term projects. International Collaboration in Packaging Education: Hands-on System-on-Package (SOP) Graduate Level Courses at Indian Institute of Science and Georgia Tech PRC Mahesh Varadarajan *@, Swapan Bhattacharya,

More information

International Workshop on Field Programmable Logic and Applications, FPL '99

International Workshop on Field Programmable Logic and Applications, FPL '99 International Workshop on Field Programmable Logic and Applications, FPL '99 DRIVE: An Interpretive Simulation and Visualization Environment for Dynamically Reconægurable Systems? Kiran Bondalapati and

More information

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule

All Programmable Logic. Hans-Joachim Gelke Institute of Embedded Systems. Zürcher Fachhochschule All Programmable Logic Hans-Joachim Gelke Institute of Embedded Systems Institute of Embedded Systems 31 Assistants 10 Professors 7 Technical Employees 2 Secretaries www.ines.zhaw.ch Research: Education:

More information

IHSAN CICEK, Ph.D. Published six conference papers and two journal papers.

IHSAN CICEK, Ph.D. Published six conference papers and two journal papers. IHSAN CICEK, Ph.D. Address: Dept. of Computer Science, University of California, Santa Barbara, Goleta, CA 93106, USA e-mail: ihsancicek@engineering.ucsb.edu Tel: +1 805 403 4363 EDUCATION 2015 - Present

More information

Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing

Coursework for MS leading to PhD in Electrical Engineering. 1 Courses for Digital Systems and Signal Processing work for MS leading to PhD in Electrical Engineering 1 s for Digital Systems and Signal Processing EE 801 Analysis of Stochastic Systems EE 802 Advanced Digital Signal Processing EE 80 Advanced Digital

More information

Testing & Verification of Digital Circuits ECE/CS 5745/6745. Hardware Verification using Symbolic Computation

Testing & Verification of Digital Circuits ECE/CS 5745/6745. Hardware Verification using Symbolic Computation Testing & Verification of Digital Circuits ECE/CS 5745/6745 Hardware Verification using Symbolic Computation Instructor: Priyank Kalla (kalla@ece.utah.edu) 3 Credits Mon, Wed, 1:25-2:45pm, WEB L105 Office

More information

SILA Sistema Integrato di Laboratori per l Ambiente LNM. NANOELECTRONICS AND MICROSYSTEMS LABORATORY Coordinator: Prof. Giuseppe Cocorullo

SILA Sistema Integrato di Laboratori per l Ambiente LNM. NANOELECTRONICS AND MICROSYSTEMS LABORATORY Coordinator: Prof. Giuseppe Cocorullo SILA Sistema Integrato di Laboratori per l Ambiente *+ LNM NANOELECTRONICS AND MICROSYSTEMS LABORATORY Coordinator: Prof. Giuseppe Cocorullo 0 The Nanoelectronics and Microsystems Laboratory (NML) was

More information

MsC in Advanced Electronics Systems Engineering

MsC in Advanced Electronics Systems Engineering MsC in Advanced Electronics Systems Engineering 1 2 General overview Location: Dijon, University of Burgundy, France Tuition Fees : 475 / year Course Language: English Course duration: 1 year Level: Second

More information

BIODATA. Dr. T.K. Mani. Academic qualifications. Posts held. Principal, Albertian Institute of Science And Technology From May 2012

BIODATA. Dr. T.K. Mani. Academic qualifications. Posts held. Principal, Albertian Institute of Science And Technology From May 2012 Dr. T.K. Mani, XI/97, Geethanjali, SNDP Road, HMT Colony PO, Kalamassery-683503 Phone : 91-484-2541813 Mobile: 9446570057 E-mail: vu2iti@gmail.com Name Address BIODATA Dr. T.K. Mani Age and Date of Birth

More information

GUIDELINES ON RESEARCH PROGRAMMES AT VTU (Based on Regulations (Amended) Governing the Degree of Doctor of Philosophy (Ph.D.

GUIDELINES ON RESEARCH PROGRAMMES AT VTU (Based on Regulations (Amended) Governing the Degree of Doctor of Philosophy (Ph.D. GUIDELINES ON RESEARCH PROGRAMMES AT VTU (Based on Regulations (Amended) Governing the Degree of Doctor of Philosophy (Ph.D.)-2011) HANDBOOK ON REGISTRATION *DOCTOR OF PHILOSOPHY (Ph.D.) *MASTER OF SCIENCE

More information

Introduction to Computer Engineering 12-10-03 ENGIN112-1

Introduction to Computer Engineering 12-10-03 ENGIN112-1 Introduction to Computer Engineering 12-10-03 ENGIN112-1 Professor Tessier - Career Choices l Age 8 - astronaut l Age 12 - baseball player l Age 16 - computer scientist l Age 21 - computer engineer l Age

More information

ECE Senior Design Capstone Project Guidelines

ECE Senior Design Capstone Project Guidelines What is Senior Design Project? Senior Design Project is a set of two required courses that Electrical Engineering students usually take in their last two semesters of study. The Fall semester (ECE 480)

More information

imtech Curriculum Presentation

imtech Curriculum Presentation imtech Curriculum Presentation Effective from Batch 2015 Onwards April, 2015 Course Structure Every course has a fixed number of credits associated with it (e.g., 4 credits) One has to earn 200 credits

More information

OpenSPARC Program. David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. www.opensparc.

OpenSPARC Program. David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. www.opensparc. OpenSPARC Program David Weaver Principal Engineer, UltraSPARC Architecture Principal OpenSPARC Evangelist Sun Microsystems, Inc. 1 Agenda What is OpenSPARC? OpenSPARC University Program OpenSPARC Resources

More information

TECHNICAL EDUCATION QUAILITY IMPROVEMENT PROGRAMME (TEQIP) PHASE-II INFORMATION VERIFICATION THROUGH DATA-AUDIT

TECHNICAL EDUCATION QUAILITY IMPROVEMENT PROGRAMME (TEQIP) PHASE-II INFORMATION VERIFICATION THROUGH DATA-AUDIT TECHNICAL EDUCATION QUAILITY IMPROVEMENT PROGRAMME (TEQIP) PHASE-II INFORMATION VERIFICATION THROUGH DATA-AUDIT Sl.No Particulars Institutional Source of Data 1. Information in respect to Bachelors programs

More information

Degree Institution University Specialization. Name and address of the Employer Period Designation

Degree Institution University Specialization. Name and address of the Employer Period Designation K.ANAND, M.E., (Ph.D) Assistant Professor Senior Grade, PSG College of Technology, Coimbatore 641 004. Tamil Nadu, India Mobile: 9791333205 E-mail: mechanand@gmail.com kan@pro.psgtech.ac.in 1. Academic

More information

Digital Systems. Syllabus 8/18/2010 1

Digital Systems. Syllabus 8/18/2010 1 Digital Systems Syllabus 1 Course Description: This course covers the design and implementation of digital systems. Topics include: combinational and sequential digital circuits, minimization methods,

More information

DIGITAL DESIGN FLOW OPTIONS

DIGITAL DESIGN FLOW OPTIONS DIGITAL DESIGN FLOW OPTIONS A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The Ohio State University By Sagar Vidya Reddy, B.E.

More information

The Master s Degree Program in Electrical and Computer Engineering

The Master s Degree Program in Electrical and Computer Engineering The Master s Degree Program in Electrical and Computer Engineering M. Lee Edwards and Dexter G. Smith The Master s of Science in Electrical and Computer Engineering, the first Johns Hopkins degree to be

More information

Yier Jin RESEARCH INTERESTS

Yier Jin RESEARCH INTERESTS Yier Jin Department of Electrical Engineering and Computer Science University of Central Florida, Orlando, FL 32816 Phone: (407) 823-5321 (Office), (203) 859-1202 (Mobile) Fax: (407) 823-5483 Email: yier.jin@ucf.edu

More information

Creating Affordable Silicon

Creating Affordable Silicon Creating Affordable Silicon John Tinson VP Sales Sondrel 2016 03/05/2016 Presentation Title 1 The IoT Challenge Existing OEM s and start ups would benefit from a custom ASIC to prove their application

More information

Some ideas on reforming electronic engineering studies at the University of Belgrade

Some ideas on reforming electronic engineering studies at the University of Belgrade Some ideas on reforming electronic engineering studies at the University of Belgrade Jelena Popović, Aleksandra Pavasović, Miodrag Popović Department of Electronics, Faculty of Electrical Engineering,

More information

Master of Science in Electrical and Computer Engineering

Master of Science in Electrical and Computer Engineering Master of Science in Electrical and Computer Engineering Department of Electrical and Computer Engineering The Master of Science program in electrical and computer engineering () is designed for students

More information

Hardware and Software

Hardware and Software Hardware and Software 1 Hardware and Software: A complete design Hardware and software support each other Sometimes it is necessary to shift functions from software to hardware or the other way around

More information

MSc Computing for Business Postgraduate Diploma in Computing for Business Postgraduate Certificate in Computing for Business

MSc Computing for Business Postgraduate Diploma in Computing for Business Postgraduate Certificate in Computing for Business Computing, Engineering MSc Computing for Business Postgraduate Diploma in Computing for Business Postgraduate Certificate in Computing for Business Stoke campus Part-time: one afternoon, two evenings.

More information

COMPUTER ENGINEERING DEGREE FOCUS AREAS GUIDE 2006-2007

COMPUTER ENGINEERING DEGREE FOCUS AREAS GUIDE 2006-2007 COMPUTER ENGINEERING DEGREE FOCUS AREAS GUIDE 2006-2007 UNIVERSITY OF MINNESOTA, MINNEAPOLIS 13 August 2006 COMPUTER ENGINEERING DEGREE FOCUS AREAS GUIDE TABLE OF CONTENTS Revised 13 August 2006 SECTION

More information

White Paper FPGA Performance Benchmarking Methodology

White Paper FPGA Performance Benchmarking Methodology White Paper Introduction This paper presents a rigorous methodology for benchmarking the capabilities of an FPGA family. The goal of benchmarking is to compare the results for one FPGA family versus another

More information

IEEE Circuits and Systems Society (CASS) HELLENIC OPEN UNIVERSITY. Multi-Modal Learning Course on Digital Systems Design Using VHDL & FPGAs

IEEE Circuits and Systems Society (CASS) HELLENIC OPEN UNIVERSITY. Multi-Modal Learning Course on Digital Systems Design Using VHDL & FPGAs IEEE Circuits and Systems Society (CASS) HELLENIC OPEN UNIVERSITY Multi-Modal Learning Course on Digital Systems Design Using VHDL & FPGAs Contents Contents... 2 A brief description of the workshop...

More information

White Paper 40-nm FPGAs and the Defense Electronic Design Organization

White Paper 40-nm FPGAs and the Defense Electronic Design Organization White Paper 40-nm FPGAs and the Defense Electronic Design Organization Introduction With Altera s introduction of 40-nm FPGAs, the design domains of military electronics that can be addressed with programmable

More information

A First Course in Digital Design Using VHDL and Programmable Logic

A First Course in Digital Design Using VHDL and Programmable Logic A First Course in Digital Design Using VHDL and Programmable Logic Shawki Areibi Abstract Present industry practice has created a high demand for systems designers with knowledge and experience in using

More information

PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG 2014-2016

PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG 2014-2016 PROPOSED CHANGES TO THE ELECTRICAL ENGINEERING DEGREE PROGRAM IN THE COLLEGE OF ENGINEERING SECTION IN THE UNDERGRADUATE CATALOG 2014-2016 Type of Change Academic Change 1. IF THE ANSWER TO ANY OF THE

More information

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition

RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition RAPID PROTOTYPING OF DIGITAL SYSTEMS Second Edition A Tutorial Approach James O. Hamblen Georgia Institute of Technology Michael D. Furman Georgia Institute of Technology KLUWER ACADEMIC PUBLISHERS Boston

More information

VHDL Test Bench Tutorial

VHDL Test Bench Tutorial University of Pennsylvania Department of Electrical and Systems Engineering ESE171 - Digital Design Laboratory VHDL Test Bench Tutorial Purpose The goal of this tutorial is to demonstrate how to automate

More information

Design and Verification of Nine port Network Router

Design and Verification of Nine port Network Router Design and Verification of Nine port Network Router G. Sri Lakshmi 1, A Ganga Mani 2 1 Assistant Professor, Department of Electronics and Communication Engineering, Pragathi Engineering College, Andhra

More information

Model-based system-on-chip design on Altera and Xilinx platforms

Model-based system-on-chip design on Altera and Xilinx platforms CO-DEVELOPMENT MANUFACTURING INNOVATION & SUPPORT Model-based system-on-chip design on Altera and Xilinx platforms Ronald Grootelaar, System Architect RJA.Grootelaar@3t.nl Agenda 3T Company profile Technology

More information

High-Level Synthesis for FPGA Designs

High-Level Synthesis for FPGA Designs High-Level Synthesis for FPGA Designs BRINGING BRINGING YOU YOU THE THE NEXT NEXT LEVEL LEVEL IN IN EMBEDDED EMBEDDED DEVELOPMENT DEVELOPMENT Frank de Bont Trainer consultant Cereslaan 10b 5384 VT Heesch

More information

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B.

Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology. Electronics & Communication Engineering. B. Guru Ghasidas Vishwavidyalaya, Bilaspur (C.G.) Institute of Technology Electronics & Communication Engineering B.Tech III Semester 1. Electronic Devices Laboratory 2. Digital Logic Circuit Laboratory 3.

More information

BE Degree with Distinction From Lebanese American University Honor Society at the Lebanese American University (2004-2008)

BE Degree with Distinction From Lebanese American University Honor Society at the Lebanese American University (2004-2008) Georges EL-HOWAYEK Valparaiso University Electrical and Computer Engineering Building, Room 223 Valparaiso, IN 46383, USA georges.el-howayek@valpo.edu http://www.unm.edu/~ghowayek/ RESEARCH INTERESTS Communication

More information

DESIGN TECHNOLOGIES CADENCE PCB DESIGN

DESIGN TECHNOLOGIES CADENCE PCB DESIGN DESIGN TECHNOLOGIES CADENCE PCB DESIGN CADENCE PCB DESIGN System-level design Custom design Digital design Logic design PCB design Quickturn system-level verification Physical verification IC package design

More information

Solid State Electronics and Photonics Electrical and Computer Engineering The Ohio State University

Solid State Electronics and Photonics Electrical and Computer Engineering The Ohio State University Solid State Electronics and Photonics Electrical and Computer Engineering The Ohio State University An Overview for Prospective Students http://www.ece.osu.edu/ssep SSEP Area: Who Are We? First Row Betty

More information

The Advantages of Programmable Logic Courses

The Advantages of Programmable Logic Courses Integrating Reconfigurable Logic in the First Digital Logic Course Guillermo A. Vera, Jorge Parra, Craig Kief, Marios Pattichis and Howard Pollard Department of Electrical and Computer Engineering, The

More information

Ping Pong Game with Touch-screen. March 2012

Ping Pong Game with Touch-screen. March 2012 Ping Pong Game with Touch-screen March 2012 xz2266 Xiang Zhou hz2256 Hao Zheng rz2228 Ran Zheng yc2704 Younggyun Cho Abstract: This project is conducted using the Altera DE2 development board. We are aiming

More information

GYAN VIHAR SCHOOL OF ENGINEERING & TECHNOLOGY M. TECH. CSE (2 YEARS PROGRAM)

GYAN VIHAR SCHOOL OF ENGINEERING & TECHNOLOGY M. TECH. CSE (2 YEARS PROGRAM) GYAN VIHAR SCHOOL OF ENGINEERING & TECHNOLOGY M. TECH. CSE (2 YEARS PROGRAM) Need, objectives and main features of the Match. (CSE) Curriculum The main objective of the program is to develop manpower for

More information

Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications

Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications Implementation of emulated digital CNN-UM architecture on programmable logic devices and its applications Theses of the Ph.D. dissertation Zoltán Nagy Scientific adviser: Dr. Péter Szolgay Doctoral School

More information

AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD)

AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD) AC 2007-2485: PRACTICAL DESIGN PROJECTS UTILIZING COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLD) Samuel Lakeou, University of the District of Columbia Samuel Lakeou received a BSEE (1974) and a MSEE (1976)

More information

Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems

Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems INDUSTRY QUOTE SHEET March 19, 2013 Accellera Systems Initiative completes SystemC AMS 2.0 standard for mixed-signal design of electronic systems ASTC With increasing systems integration, most embedded

More information

Professional Training Program

Professional Training Program Professional Training Program Ministry of Communication and Information Technology Embedded System Design About Program Who May Apply? Learning Environment Program Overview Program Architecture Partnership

More information

ARM Webinar series. ARM Based SoC. Abey Thomas

ARM Webinar series. ARM Based SoC. Abey Thomas ARM Webinar series ARM Based SoC Verification Abey Thomas Agenda About ARM and ARM IP ARM based SoC Verification challenges Verification planning and strategy IP Connectivity verification Performance verification

More information